A novel architecture for on-chip path delay measurement | IEEE Conference Publication | IEEE Xplore