Towards effective and compression-friendly test of memory interface logic | IEEE Conference Publication | IEEE Xplore