Mask versus Schematic - an enhanced design-verification flow for first silicon success | IEEE Conference Publication | IEEE Xplore