Validating the performance of a 32nm CMOS high speed serial link receiver with adaptive equalization and baud-rate clock data recovery | IEEE Conference Publication | IEEE Xplore