Rapid FPGA delay characterization using clock synthesis and sparse sampling | IEEE Conference Publication | IEEE Xplore