Test and debug strategy for TSMC CoWoS™ stacking process based heterogeneous 3D IC: A silicon case study | IEEE Conference Publication | IEEE Xplore