A graph-theoretic approach for minimizing the number of wrapper cells for pre-bond testing of 3D-stacked ICs | IEEE Conference Publication | IEEE Xplore