Design rule check on the clock gating logic for testability and beyond | IEEE Conference Publication | IEEE Xplore