At-speed capture power reduction using layout-aware granular clock gate enable controls | IEEE Conference Publication | IEEE Xplore