On-chip constrained random stimuli generation for post-silicon validation using compact masks

On-chip constrained random stimuli generation for post-silicon validation using compact masks | IEEE Conference Publication | IEEE Xplore