Test point insertion in hybrid test compression/LBIST architectures | IEEE Conference Publication | IEEE Xplore