Harnessing process variations for optimizing wafer-level probe-test flow | IEEE Conference Publication | IEEE Xplore