An on-chip self-test architecture with test patterns recorded in scan chains | IEEE Conference Publication | IEEE Xplore