Front-end layout reflection for test chip design | IEEE Conference Publication | IEEE Xplore