Trade-off Between Hit Rate and Hit Latency for Optimizing DRAM Cache | IEEE Journals & Magazine | IEEE Xplore