A Statistical Gate Sizing Method for Timing Yield and Lifetime Reliability Optimization of Integrated Circuits | IEEE Journals & Magazine | IEEE Xplore