A Novel Approach to Generate Effective Carrier-Based Pulsewidth Modulation Strategies for Diode-Clamped Multilevel DC-AC Converters

RamKrishan Maheshwari, *Member, IEEE*, Sergio Busquets-Monge, *Senior Member, IEEE*, and Joan Nicolas-Apruzzese, *Member, IEEE*

Abstract— Several pulsewidth modulation (PWM) strategies have been proposed for three-phase multilevel converters. Typically, these PWM methods can be either space-vector or carrier-based implemented, where the carrier-based implementation usually presents a lower computation complexity. In this paper, a novel approach for the carrierbased implementation of different existing PWM methods is proposed for three- and four-level dc-ac converters, which can be easily extended to any number of levels. The main features of the proposed approach are its reduced computation complexity and computation time. On the other hand, the proposed approach suggests the derivation of novel PWM strategies which can potentially present improved performance features. As an example, two new discontinuous PWM (DPWM) strategies are proposed for the four-level converter. One of these DPWM strategies presents lower weighted total harmonic distortion than other previously proposed strategies. Simulation and experimental results verify the effectiveness of the proposed approach and novel DPWM strategies.

I. INTRODUCTION

MULTILEVEL converters are widely used for highpower applications. Their main advantages are low output voltage harmonic distortion, high efficiency, low device stress, etc. [1]-[7]. Multilevel conversion is typically considered for medium- and high-voltage applications. However, it has also found its use in low-voltage applications [8]-[10].

Multilevel converter topologies can be classified into three categories: diode clamped, flying capacitor, and cascaded H-bridge [1]-[2]. Among these, the most popular is the three-level diode-clamped topology [8], known as the neutral-point-

Manuscript received August 08, 2015; revised November 11, 2015 and December 24, 2015; accepted January 23, 2016.

Copyright © 2016 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending a request to pubs-permissions@ieee.org.

R. Maheshwari is with the Dept. of Electrical Engineering, Indian Institute of Technology, Delhi, India (e-mail: rkmahesh@ee.iitd.ac.in).

S. Busquets-Monge and J. Nicolas-Apruzzese are with the Dept. of Electronic Engineering, Technical University of Catalonia, Barcelona, Spain (e-mail: sergio.busquets@upc.edu; joan.nicolas@upc.edu).

clamped (NPC) topology. Fig. 1 presents the schematics of three-level (3L) and four-level (4L) three-phase diode-clamped dc-ac converters.

Several pulsewidth modulation (PWM) strategies have been proposed to control the ac-side voltages of multilevel three-phase dc-ac converters. These strategies can be classified into three main categories: selective harmonic elimination [11]-[12], carrier-based PWM (CBPWM) [13]-[16], and space-vector-based PWM (SVPWM) [17]-[19]. The CBPWM methods compare three-phase reference signals to carrier signals to determine the duty cycle for the converter switches. If the reference signals are sinusoidal, the PWM strategy is called sinusoidal PWM (SPWM). In other carrierbased PWM approaches for three-phase three-wire systems, a common-mode (CM) offset is added to the sinusoidal reference signals without affecting the fundamental line-line ac-side voltages. The CM offset may extend the linear range of the SPWM strategy and significantly reduce the output harmonic distortion at higher modulation indices [20]-[21]. The CBPWM strategies are very easy to implement because they only require adding an offset to a sinusoidal signal to obtain the reference waveform, which is then compared to a carrier signal.



Fig. 1. Schematics of the three- and four-level three-phase diode-clamped dc-ac converters.

As opposed to the CBPWM strategies, which consider each phase reference signal separately, the SVPWM strategy is based on a single reference vector derived from the threephase reference signals. This reference vector is approximated in a switching cycle by a sequence of converter switching states producing the same volt-second average as the reference

vector. The multilevel converter can generate n^3 switching states, where *n* is the number of levels, and each switching state corresponds to a space vector. All converter space vectors form the space vector diagram.

The most conventional SVPWM strategy, in each switching cycle, selects and applies a sequence of the three vectors nearest to the tip of the reference vector. The time for which a vector is applied is called the dwell-time for that vector. Among the three nearest vectors, one of them should have an even number of redundant switching states and should be realized by applying two of these redundant switching states for the same amount of time. Thus, this strategy requires several steps: the selection of the three nearest vectors, the vector dwell-time calculation, and the duty-cycle calculation for each switch [17], [22], [23], [26], [27]. To perform these steps, several techniques are proposed [17]-[19], [22]-[23].

The multilevel SVPWM strategies presented in [17], [22], and [23] are based on a recurrent application of the SVPWM strategy for the two-level (2L) converter. Reference [22] considers the space vector diagram of a multilevel converter as a combination of several small hexagons, which are centered at the space vectors of even redundancy. These small hexagons are treated as a space vector diagram of a 2L converter with reduced dc-link voltage. When the tip of the reference vector lies in one of these small hexagons, the vector dwell-times are calculated as in a 2L SVPWM strategy. Due to the need to first identify the small hexagon, this method requires extra computation.

A fast method for small triangle region identification and the vector dwell-time calculation are presented in [24]. After finding a vector dwell-time, it is necessary to identify the switching states to be applied, but the method does not provide any procedure for this.

An efficient way to implement the SVPWM strategies is through finding their CBPWM equivalent. This basically requires finding the proper CM offset to be added to the original sinusoidal reference signals. In multilevel converters, this is done in two steps [14], [16], [20], and [21]. First, a CM offset equal to the average of the maximum and minimum reference signal values is subtracted from them, same as in the case of the 2L converter. Then, the reference signals are modified so their carrier intersections lie within a carrier signal (from the set of n-1 carrier signals) using the modulo function [21]. After this, a second CM offset is calculated, equal to the average of the maximum and minimum values of the updated reference signals. Finally, this second CM offset is subtracted from the reference signals, which guarantees equal dwell-time for the redundant switching states in a switching period [14].

The second CM offset can be set to a different value to force that the dwell-time of one of the redundant switching states equals zero. This causes one of the converter legs to stop switching within the switching cycle, and the resulting PWM strategy is then known as discontinuous PWM (DPWM). The DPWM strategies have lower switching losses but higher output harmonic distortion compared to the conventional SVPWM. Reference [20] shows that, for the 3L converter, a DPWM strategy may have low output harmonic distortion if the switching frequency is increased such that the switching losses are the same as the switching losses of the conventional SVPWM strategy with the original lower switching frequency.

This paper presents a novel approach to generate effective CBPWM strategies for the multilevel converters, based on the correlation between the three sinusoidal reference signals and the position of the reference vector within the space vector diagram. It is shown that the location of the reference vector tip can be directly determined from the reference signals, without the need to calculate the reference vector angle and magnitude. In this paper, this approach is applied to implement competitive multilevel PWM strategies through a CBPWM strategy with only one CM offset addition.

The paper is organized as follows. Section II discusses the carrier-based implementation of continuous PWM strategies. Section III discusses the implementation of the DPWM strategies, and two new DPWM strategies are introduced. Section IV presents simulation and experimental results to verify the effectiveness of the proposed carrier-based implementation approach and the performance of two novel DPWM strategies. Finally, Section V presents the conclusions.

II. CONTINUOUS CBPWM

A. Two-Level Case

Three-phase voltage-source dc-ac converters are required to generate a balanced three-phase ac output voltage using PWM methods. The starting point is a set of three normalized reference signals for the phase voltages given by

$$v_{A,ref} = m\cos(\omega t)$$

$$v_{B,ref} = m\cos(\omega t - 2\pi/3)$$

$$v_{C,ref} = m\cos(\omega t + 2\pi/3),$$
(1)

where $m = \sqrt{2}v_o/(v_{dc}/2)$ is the modulation index [20], v_{dc} is the dc-link voltage, v_o is the rms value of the output ac phase voltage, and ω is the desired fundamental frequency of the output ac voltage. The SPWM strategy directly compares these reference signals with a carrier signal.

In a carrier-based implementation of the conventional SVPWM, a CM offset is added to the reference signals in (1), given by [25]

$$v_{\rm off}(t) = -\frac{v_{\rm max}(t) + v_{\rm min}(t)}{2} \tag{2}$$

where

$$\begin{aligned} v_{\max}(t) &= \max(v_{A,ref}(t), v_{B,ref}(t), v_{C,ref}(t)) \\ v_{\min}(t) &= \min(v_{A,ref}(t), v_{B,ref}(t), v_{C,ref}(t)) \\ v_{\min}(t) &= \min(v_{A,ref}(t), v_{B,ref}(t), v_{C,ref}(t)) \end{aligned}$$
(3)

Variables v_{max} , v_{mid} , and v_{min} are the maximum, middle, and minimum values of the reference signals at time instant *t*. In the conventional SVPWM strategy, the redundant switching states are applied for the same amount of time. This is guaranteed by adding the CM offset given by (2) [14]. The resulting reference signals obtained after adding the CM offset are compared to the triangular carrier signal for the generation of each switch duty cycle. This CBPWM strategy only requires a standard sorting algorithm and a few elementary operations and, thus, it is very easy to implement.

B. Multilevel Case

The space-vector-based implementation of a PWM strategy requires a reference vector (V_{ref}) as an input, defined by its α - and β -components, which can be obtained as a function of the normalized reference signals for the phase voltages as

$$v_{\alpha,\text{ref}} = \frac{2}{3} \left(v_{A,\text{ref}} - \frac{v_{B,\text{ref}} + v_{C,\text{ref}}}{2} \right)$$
(4)
$$v_{\beta,\text{ref}} = \frac{1}{\sqrt{3}} \left(v_{B,\text{ref}} - v_{C,\text{ref}} \right)$$

This reference vector is typically approximated by the three nearest space vectors that can be generated by the multilevel converter. Fig. 2(a) and 2(c) show the space vector diagrams of the 3L and 4L converters, respectively. The switching states are denoted by three digits, where each digit denotes the voltage level to which phases A, B, and C are respectively connected.

There are three points that should be noted for the space vector diagram, its vectors, and the switching states.

First, some switching states produce the same space vector. The 3L converter has 6 large and 6 medium vectors with no redundant switching states, 6 small vectors with even redundancy, and one zero vector with odd redundancy. Similarly, the 4L converter generates 18 vectors with no redundancy, 13 vectors with even redundancy, and 6 vectors with odd redundancy.

Second, the space vector diagram of the multilevel converter has six sectors, and each sector can be divided into several subsectors, whose corners are defined by the tip of the converter space vectors. Subsectors for sector 1 are shown in Fig. 2(b) and 2(d) for the 3L and 4L converter, respectively.

Third, the space vector diagram can be visualized as a combination of small hexagons, centered at the space vectors with an even number of redundant switching states, which are marked with big solid dots in Fig. 2. Each small hexagon can be considered as the space vector diagram of a 2L converter with reduced dc-link voltage. For the 3L converter, there are six vectors of even redundancy which can be regarded as the small hexagon centers. For the 4L converter, there are 13 vectors of even redundancy which can be regarded as the small hexagon centers. For example, a small hexagon for a 4L converter centered at the switching states 210/321 is shown in Fig. 2(d) with bold lines.



Fig. 2. Space vector diagrams. (a) Full diagram for the 3L converter. (b) Sector 1 for the 3L converter. (c) Full diagram for the 4L converter. (d) Sector 1 for the 4L converter.

In a space-vector-based implementation of a typical PWM strategy, the first step is to identify the space vector with even redundant switching states which is closest to the tip of the reference vector and the subsector where the tip of the reference vector lies. The corners of the subsector define the space vectors which will be used to approximate the reference vector. In the second step, the space vector with even redundancy is subtracted from the reference vector. This way, an updated reference vector (V_{ref}) is obtained which can be considered as a reference vector in the corresponding small hexagon. In the third step, the angle and magnitude of the updated reference vector is used to calculate the vector dwell-times producing the same volt-second average as the reference

vector. These dwell-times can then be used to calculate the duty cycle of each switch. In summary, this implementation method involves the identification of the nearest space vector with even redundancy, the calculation of the updated reference vector, the vector dwell-time calculation, and the switch duty-cycle calculation. Therefore, the implementation of the modulation strategy with this method is complex.

A simple carrier-based implementation of the conventional SVPWM strategy is proposed in [16], [20], and [21]. However, this requires addition of CM offsets in two steps. An alternate approach to obtain the carrier-based implementation of the conventional SVPWM strategy is presented in the following subsection, where only one CM offset is added to the reference signals.

C. Simplified Procedure to Obtain the Carrier-Based Implementation of the Conventional SVPWM Strategy

The proposed approach is derived from the analysis of the space-vector-based implementation and in light of the correspondence between reference vectors and modulating waveforms expressed in (4).

As mentioned before, in the space-vector-based implementation, the first step involves the identification of the vector with even redundant switching states which is closest to the tip of the reference vector. Let us assume a 3L converter whose reference vector lies in sector 1, as shown in Fig. 2(b). If the reference vector tip lies in subsector b, the nearest small vector is the one associated to switching states 100 and 211. If the reference vector tip lies in subsector d, the nearest small vector is the one associated to switching states 110 and 221. However, if the reference vector tip lies in subsectors a or c, the nearest small vector depends on the specific reference vector position. To determine this nearest small vector, subsectors a and c are divided into two regions marked with subscripts I and II. If the reference vector lies in region I, the redundant switching states 100/211 are used, and if it lies in region II, the redundant switching states 110/221 are used [22]. To determine the region where the tip of the reference vector lies, the equation of line GH, which divides the subsectors into two regions, can be used. Since the coordinates of points G and H are (0, 0) and (1, $1/\sqrt{3}$), the equation of line GH is

$$v_{\beta} = v_{\alpha} / \sqrt{3} \,. \tag{5}$$

According to (1), (4), and (5), the reference vector tip will lie in line GH when

$$v_{\rm Bref} = 0. \tag{6}$$

It can be then easily derived that if $v_{B,ref} < 0$, the reference vector tip lies in region I. Otherwise, the reference vector tip lies in region II. Thus, the reference signal value can be directly used to identify the region within the sector where the reference vector tip lies.

The second step involves the calculation of the updated reference vector corresponding to the small hexagon. If $v_{B,ref} < 0$, the updated reference vector can be given by

$$\mathbf{V}_{\rm ref}' = \mathbf{V}_{\rm ref} - \mathbf{V}_{\rm 100}.\tag{7}$$

where V_{100} represents the space vector corresponding to switching states 100/211. In terms of the α - and β -components

$$\dot{v}_{\alpha,\text{ref}} = v_{\alpha,\text{ref}} - v_{\alpha,100}$$

$$\dot{v}_{\beta,\text{ref}} = v_{\beta,\text{ref}} - v_{\beta,100}.$$
(8)

The $\alpha\beta\text{-components}$ of V_{ref} are given in (4). The $\alpha\beta\text{-components}$ of V_{100} are

$$v_{\alpha,100} = \frac{2}{3} = \frac{2}{3} \left(\frac{1}{2} - \frac{1}{2} \left(-\frac{1}{2} - \frac{1}{2} \right) \right)$$
(9)
$$v_{\beta,100} = 0 = \frac{1}{\sqrt{3}} \left(-\frac{1}{2} + \frac{1}{2} \right),$$

which, as shown in (9), can be obtained by applying (4) with normalized reference phase voltages ($v_{A,ref}$, $v_{B,ref}$, $v_{C,ref}$) = (1/2, -1/2, -1/2). These normalized reference phase voltages correspond to the average of the normalized reference phase voltages of switching states 100 and 211, which are (0, -1, -1) and (1, 0, 0), respectively.

Substituting (4) and (9) in (8)

$$\dot{v_{\alpha,\text{ref}}} = \frac{2}{3} \left(\left(v_{\text{A,ref}} - \frac{1}{2} \right) - \frac{1}{2} \left(v_{\text{B,ref}} + \frac{1}{2} \right) - \frac{1}{2} \left(v_{\text{C,ref}} + \frac{1}{2} \right) \right)$$
(10)
$$\dot{v_{\beta,\text{ref}}} = \frac{1}{\sqrt{3}} \left(\left(v_{\text{B,ref}} + \frac{1}{2} \right) - \left(v_{\text{C,ref}} + \frac{1}{2} \right) \right),$$

which reveals that the normalized updated reference signals corresponding to the updated reference vector are

$$\dot{v}_{A,ref} = v_{A,ref} - \frac{1}{2}$$

 $\dot{v}_{B,ref} = v_{B,ref} + \frac{1}{2}$
 $\dot{v}_{C,ref} = v_{C,ref} + \frac{1}{2}.$
(11)

Eq. (11) provides the updated reference signals for a reference vector tip lying in subsectors *b*, *a*_I, or *c*_I. If the reference vector tip lies in subsectors *d*, *a*_{II}, or *c*_{II}, **V**₁₁₀ should be subtracted from the reference vector. Vector **V**₁₁₀ has an associated value of the normalized reference phase voltages ($v_{A,ref}$, $v_{B,ref}$, $v_{C,ref}$) = (1/2, 1/2, -1/2). Thus, the updated reference signals are

$$\dot{v}_{A,ref} = v_{A,ref} - \frac{1}{2}$$

 $\dot{v}_{B,ref} = v_{B,ref} - \frac{1}{2}$
 $\dot{v}_{C,ref} = v_{C,ref} + \frac{1}{2}$. (12)

Due to the six-fold symmetry of the space-vector diagram, the expressions of (11) and (12) will still hold for all sectors if $v_{A,ref}$, $v_{B,ref}$, $v_{C,ref}$ are replaced by v_{max} , v_{mid} , v_{min} , respectively. The resulting general expression to obtain the updated reference signals in all possible locations of V_{ref} is

$$v'_{max} = v_{max} - 1/2$$

 $v'_{min} = v_{min} + 1/2$
if $(v_{mid} < 0)$ (13)
 $v'_{mid} = v_{mid} + 1/2$
else
 $v'_{mid} = v_{mid} - 1/2$
end.

These updated reference signals can be considered as the reference signals of a 2L converter with reduced dc-link voltage. Thus, in order to achieve equal time distribution of the redundant switching states, it seems reasonable to calculate a CM offset analogous to (2) from the updated reference signals in (13). Since it is possible that the phase with the original maximum/minimum reference signal value does not remain maximum/minimum after applying (13), it is necessary to initially resort the updated reference signals

$$v_{max}^{"} = \max(v_{max}^{'}, v_{mid}^{'}, v_{min}^{'})$$

$$v_{mid}^{"} = \min(v_{max}^{'}, v_{mid}^{'}, v_{min}^{'})$$

$$v_{min}^{"} = \min(v_{max}^{'}, v_{mid}^{'}, v_{min}^{'}).$$
(14)

The CM offset is then calculated as

$$v_{\rm off} = -\frac{v_{\rm max}^{''} + v_{\rm min}^{''}}{2},$$
 (15)

and the final modulating signals for the carrier-based implementation are given by

$$v_{X,\text{ref}}^{"} = v_{X,\text{ref}} + v_{\text{off}}; \quad X \in \{A, B, C\}.$$
 (16)

This method requires only one CM offset addition.

A similar derivation can be performed for the 4L converter. The 4L converter has four vectors with even redundant switching states in sector 1, as shown in Fig. 2(d). The vector with even redundancy nearest to the reference vector tip needs to be identified. If the reference vector tip is in subsector a, the nearest vector with even redundancy is the zero vector V_{000} . Therefore, the updated reference signals corresponding to the small hexagon are the same as the original reference signals. To determine if the reference vector tip is in subsector a, a condition in terms of the reference signals can be derived from the equation of line IK. This equation is defined by

$$v_{\beta} = -\sqrt{3}(v_{\alpha} - 4/9),$$
 (17)

or
$$v_{\rm A,ref} - v_{\rm C,ref} = 2/3$$
.

Thus, if $v_{A,ref} - v_{C,ref} < 2/3$, the reference vector tip lies in subsector *a*. Otherwise, it is outside subsector *a*. When the reference vector tip is outside subsector *a*, the nearest space vector with even redundancy, which is required to be subtracted from the reference vector, is determined with the aid of lines IJ and KL. The equation of line IJ is given by

$$v_{\beta} = (1/\sqrt{3})(v_{\alpha} - 4/9)$$
 (18)
or $v_{B,ref} = -2/9$,

and the equation of line KL yields

$$v_{\rm B\,ref} = 2/9.$$
 (19)

The equations of lines IJ, KL, and IK can be used to easily identify the sector region where the reference vector tip lies. This identification is performed from the reference signal values and does not require the calculation of the reference vector magnitude and angle.

Following a similar derivation as in the 3L case, for sector 1, the updated reference signals, whose corresponding reference vector tip does not lie in subsector *a*, are given by

$$\dot{v}_{A,ref} = v_{A,ref} - 2/3$$

$$\dot{v}_{C,ref} = v_{C,ref} + 2/3$$
if $v_{B,ref} < -2/9$

$$v_{B,ref} = v_{B,ref} + 2/3$$
(20)
elseif $v_{B,ref} > 2/9$

$$v_{B,ref} = v_{B,ref} - 2/3$$
else
$$v_{B,ref} = v_{B,ref}$$
end.

Taking into account the six-fold symmetry of the space-vector diagram, the general expression to obtain the updated reference signals in all possible locations of V_{ref} is

if
$$(v_{max} - v_{min} < 2/3)$$

 $v'_{max} = v_{max}$
 $v'_{mid} = v_{mid}$
 $v'_{min} = v_{min}$
else
 $v'_{max} = v_{max} - 2/3$
 $v'_{max} = v_{max} - 2/3$
 $v'_{min} = v_{min} + 2/3$
if $v_{mid} < -2/9$
 $v'_{mid} = v_{mid} + 2/3$
else
 $v'_{mid} = v_{mid} - 2/3$
else
 $v'_{mid} = v_{mid}$
end
end
(21)

Finally, the CM offset can be then found from (15), and the resulting modulating signals for the carrier-based implementation are given by (16).

Fig. 3 shows the modulating signals for the carrier-based implementation of the conventional SVPWM strategy in a 3L and 4L converter with m = 1. While the proposed approach yields the same modulating signals as given in [20], the generation of the reference signals involves the addition/subtraction operation instead of the modulo function, which reduces complexity. The methodology can be easily extended to converters with higher number of levels.

The proposed approach is based on a simple geometric formulation in terms of the reference signals. Using (6) for the 3L converter and (17)-(19) for the 4L converter, the sector region where the reference vector tip lies can be directly identified from the reference signal values. This can be useful to implement any PWM strategy requiring this identification.



Fig. 3. Phase A modulating signals to implement conventional SVPWM in a 3L and 4L converter with m = 1.

In summary, Table I presents the steps of the proposed carrier-based implementation approach. The equation selected in step 3 depends on the converter number of levels. The equation selected in step 5 defines the implemented modulation strategy.

 TABLE I

 Steps of the Proposed Carrier-Based Implementation Approach

Step	Description
1	Calculate $v_{X,ref}$ with (1)
2	Calculate v_{max} , v_{mid} , v_{min} with (3)
3	Calculate v'_{max} , v'_{mid} , v'_{min} with (13) (for 3L) or (21) (for 4L)
4	Calculate v''_{max} , v''_{mid} , v''_{min} with (14)
5	Calculate v_{off} with (15) (for conventional SVPWM)
6	Calculate $v''_{X,ref}$ with (16)

TABLE II EXECUTION TIME FOR THE CARRIER-BASED IMPLEMENTATION OF CONVENTIONAL SVPWM

	Approach in [20]	Proposed Approach
3L Converter	3.1 µs	0.8 µs
4L Converter	3.1 µs	0.9 µs

To prove the advantages in computation time of the proposed approach, it has been compared with the approach in [20] to carrier-based implement the conventional SVPWM strategy for both 3L and 4L converters. The computation of the reference signals is performed in a TMS320F28335 digital

signal controller, programmed from a C code. The execution time is found by setting and resetting a GPIO pin at the beginning and end of the computation, respectively. Table II presents the resulting execution time with both approaches. The proposed approach presents a significantly lower execution time, mainly because it does not require the use of the modulo function.

III. DISCONTINUOUS CBPWM

The conventional SVPWM strategy applies both redundant switching states for equal amount of time. However, there are other nearest-three-vector SVPWM strategies, which use only one of the redundant switching states in a switching cycle. For example, in a 3L converter, if switching state 100 is not used for a reference vector in sector 1-subsector *b*, the applied sequence of switching states will be 211-210-200. This sequence clamps phase A to the positive dc-link terminal. Thus, phase A does not switch in the switching cycle. These PWM strategies are known as DPWM strategies. The DPWM strategies can also be carrier-based implemented by adding a proper CM offset to the original normalized phase-voltage reference signals.

For a 2L converter, to clamp the phase with the minimum voltage value to the negative dc-link terminal, the CM offset is given by

$$v_{\rm off} = -1 - v_{\rm min} \tag{22}$$

and to clamp the phase with the maximum voltage value to the positive dc-link terminal, the CM offset is given by

$$v_{\rm off} = 1 - v_{\rm max} \tag{23}$$

Similarly, for a multilevel converter, the reference signals corresponding to the small hexagon can be used to calculate the CM offset to implement a DPWM strategy. If the CM offset is given by

$$v_{\rm off} = \frac{-1}{n-1} - v_{\rm min}^{"}$$
, (24)

the phase with the minimum updated reference signal does not switch in the switching cycle, and if the CM offset is given by

$$v_{\rm off} = \frac{1}{n-1} - v_{\rm max}^{"}$$
, (25)

the phase with the maximum updated reference signal does not switch in the switching cycle.

For the 2L converter, there are six types of different DPWM reference signals that can be broadly classified into three groups: 120°-clamped, 60°-clamped, and 30°-clamped DPWM [25].



Fig. 4. Phase A reference signal in a 2L, 3L, and 4L converter at m = 1 for (a) DPWMMAX, (b) DPWM1, (c) DPWM3.



Fig. 5. Phase A reference signal for NDPWM1 in a 4L converter at m = 0.3, m = 0.6, and m = 1.



Fig. 6. Phase A reference signal for NDPWM3 in a 4L converter at m = 0.3, m = 0.6, and m = 1.

If the CM offset added to the reference signals is given by (24) for every switching cycle, the DPWM strategy is called 120°-clamped DPWMMIN. On the other hand, if the CM offset added to the reference signals is given by (25) for every switching cycle, the DPWM strategy is called 120°- clamped DPWMMAX. The phase A reference signal for 120°-clamped DPWMMAX is given in Fig. 4(a) in a 2L, 3L, and 4L converter at m = 1.

In 60°-clamped DPWM for a 2L converter, each phase is clamped for 60° twice in a fundamental cycle. Depending on the location of the clamping period, three types of 60°-clamped DPWM are identified in [25] which are designated as DPWM0, DPWM1, and DPWM2. For the sake of simplicity, only DPWM1 will be considered here. In a 2L converter, DPWM1 can be implemented by adding the following CM offset

$$v_{\rm off} = \begin{cases} -1 - v_{\rm min}, & (v_{\rm mid} > 0) \\ 1 - v_{\rm max}, & (v_{\rm mid} < 0) \end{cases}$$
(26)

In 30°-clamped DPWM for a 2L converter (also known as DPMW3), each phase is clamped for 30° four times in a fundamental cycle. In a 2L converter, DPWM3 can be implemented by adding the following CM offset

$$v_{\rm off} = \begin{cases} 1 - v_{\rm max}, & (v_{\rm mid} > 0) \\ -1 - v_{\rm min}, & (v_{\rm mid} < 0) \end{cases}$$
(27)

In a multilevel converter, according to the analysis presented in Section II, the CM offsets for DPWM1 and DPWM3 can be readily derived and are given by

$$v_{\rm off} = \begin{cases} -\frac{1}{n-1} - v_{\rm min}^{"}, & (v_{\rm mid} > 0) \\ \frac{1}{n-1} - v_{\rm max}^{"}, & (v_{\rm mid} < 0) \end{cases}$$
(28)

and

and

$$v_{\text{off}} = \begin{cases} \frac{1}{n-1} - v_{\text{max}}^{"}, & (v_{\text{mid}} > 0) \\ -\frac{1}{n-1} - v_{\text{min}}^{"}, & (v_{\text{mid}} < 0)^{'} \end{cases}$$
(29)

respectively. Figs. 4 (b) and (c) present phase A reference signal for DPWM1 and DPWM3 in a 2L, 3L, and 4L converter at m = 1. The CM offset selection depends on the value of v_{mid} . Another way to choose the CM offset can be based on v''_{mid} , and this yields the following CM offsets

$$v_{\rm off} = \begin{cases} -\frac{1}{n-1} - v_{\rm min}^{"}, & \left(v_{\rm mid}^{"} > 0\right) \\ \frac{1}{n-1} - v_{\rm max}^{"}, & \left(v_{\rm mid}^{"} < 0\right) \end{cases}$$
(30)

$$v_{\text{off}} = \begin{cases} \frac{1}{n-1} - v_{\text{max}}^{"}, & (v_{\text{mid}}^{"} > 0) \\ -\frac{1}{n-1} - v_{\text{min}}^{"}, & (v_{\text{mid}}^{"} < 0)^{'} \end{cases}$$
(31)

which define two novel DPWM strategies, designated as NDPWM1 and NDPWM3, respectively. In the 3L case and for m < 1, $v_{mid} > 0$ implies $v''_{mid} < 0$. Therefore, in this case DPWM1 is equal to NDPWM3, and DPWM3 is equal to NDPWM1. However, this does not hold in a 4L converter, where all four DPWM strategies are different. Thus, (30) and (31) generate new DPWM strategies. Fig. 5 and Fig. 6 present the phase A reference signal for the proposed DPWM strategies at m = 0.3, m = 0.6, and m = 1. While Fig. 4 present the same modulating signals given in [20] and [21], where the clamping period depends on the v_{mid} value, Figs. 5-6 present new DPWM strategies where the clamping period depends on the v'_{mid} value.

Fig. 7 presents a comparison of the harmonic distortion of the different 4L PWM strategies for the linear range of the modulation index ($m \in [0, 1.15]$). The normalized weighted total harmonic distortion (NWTHD) [20] is plotted as a function of the modulation index for a carrier frequency equal to 10 kHz. The NWTHD is calculated as

$$NWTHD(\%) = \frac{2\sqrt{2}}{\sqrt{3}} \frac{\sqrt{\sum_{h=2}^{\infty} \left(\frac{V_{h,LL}}{h}\right)^2}}{v_{dc}}.100$$
 (32)

where $V_{h,LL}$ is the rms value of the *h*th harmonic of the lineline voltage. The conventional SVPWM strategy has the least NWTHD. However, among the DPWM strategies, NDPWM3 gives the least NWTHD. The NWTHD for DPWM1 and NDPWM1 are the same at low modulation index values because v_{mid} and v''_{mid} are equal in this modulation index range. The same behavior can be observed for DPWM3 and NDPWM3.

Overall, the main advantages of the proposed approach can be summarized as follows:

- 1. The proposed approach is based on simple geometric equations. Thus, it is easy to understand.
- 2. The proposed approach requires less computational effort than previous PWM modulation implementation approaches, because only if-then-else instructions and additions are used to calculate the CM offset.
- 3. Since the CM offset is derived from SVPWM theory, the proposed approach is general, allowing the implementation of all existing competitive PWM methods for any number of dc-link levels.
- 4. The proposed approach enables the proposal of new modulation strategies such as NDPWM1 and NDPWM3, which naturally arise from the proposed approach rationale.

IV. SIMULATION AND EXPERIMENTAL RESULTS

A MATLAB-Simulink model has been developed for the 4L converter. The dc-side of the converter is supplied by three independent 50 V voltage sources. The ac-side is connected to a balanced three-phase load with 16.5 Ω resistance in series with 10 mH inductance per phase. The carrier frequency is 10 kHz. Previous works in [20] and [21] have reported the ac-side waveforms with DPWM1 and DPWM3. Therefore, the results with NDPWM1 and NDPWM3 at two modulation index values are presented in Figs. 8-9.

A prototype of a four-level three-leg diode-clamped dc-ac converter with FDPF3860T (100 V, 20 A) metal-oxide semiconductor field-effect transistors (MOSFETs) has also been used to test the proposed modulation strategies. The modulator algorithm is implemented with dSpace processor board DS1006. A picture of the experimental setup is shown in Fig. 10. The converter is operated with the same dc-source, three-phase ac load, and carrier frequency employed in the

simulations. Figs. 11-12 present the experimental results corresponding to the simulation results of Figs. 8-9. As can be observed, the experimental and simulation results are in good agreement. For instance, the duration for which the line-tonegative terminal voltage remains constant is the same in both cases. A frequency domain analysis of the experimental lineline voltage and line current waveforms has been performed applying the Fast Fourier Transform (FFT) algorithm. Fig. 13 and Fig. 14 present the corresponding frequency spectrum, for both NDPWM1 and NDPWM3, where the amplitude of the most relevant harmonics around the carrier frequency and twice the carrier frequency are depicted. The experimental line-line voltage NWTHD, calculated from the complete FFT analysis results, is presented in Table III. The experimental results from Table III are also in agreement with the simulation results from Fig. 7.

The voltages between adjacent input terminals at the dclink should be balanced for proper operation. Several dc-link voltage balancing techniques have been studied in the literature. The PWM methods discussed in this paper do not have comprehensive dc-link voltage balancing capability and assume that the dc-link voltage balance is guaranteed by either additional external balancing circuits [28], [29], or by the availability of separate regulated voltage sources.



Fig. 7. Harmonic distortion of different PWM strategies for the 4L converter.



Fig. 8. Simulation results for the line-to-negative terminal of the dc supply voltage (v_{A0}), the line-line voltage (v_{AB}), and the phase currents for a 4L converter operated with NDPWM1. (a) m = 0.6. (b) m = 1.

This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. The final version of record is available at http://dx.doi.org/10.1109/TIE.2016.2538198

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS



Fig. 9. Simulation results for the line-to-negative terminal of the dc supply voltage (ν_{A0}), the line-line voltage (ν_{AB}), and the phase currents for a 4L converter operated with NDPWM3. (a) m = 0.6. (b) m = 1.



Fig. 10. Experimental setup.



Fig. 11. Experimental results for the line-to-negative terminal of the dc supply voltage (ν_{A0}), the line-line voltage (ν_{AB}), and the phase currents for a 4L converter operated with NDPWM1 at (a) m = 0.6. (b) m = 1.



Fig. 12. Experimental results for the line-to-negative terminal of the dc supply voltage (ν_{A0}), the line-line voltage (ν_{AB}), and the phase currents for a 4L converter operated with NDPWM3 at (a) m = 0.6. (b) m = 1.



Fig. 13. FFT plot of the line-line voltage (v_{AB}) for NPWM1 and NDPWM3 at (a) m = 0.6 and (b) m = 1.

TABLE III NWTHD FROM THE EXPERIMENTAL WAVEFORMS

	т	NWTHD
NDPWM1	0.6	0.13%
NDPWM1	1.0	0.12%
NDPWM3	0.6	0.125%
NDPWM3	1.0	0.126%



Fig. 14. FFT plot of the line current (i_A) for NPWM1 and NDPWM3 at (a) m = 0.6 and (b) m = 1.

V. CONCLUSION

A novel method to generate effective carrier-based PWM strategies for multilevel diode-clamped dc-ac converters has been presented. The method is based on the conversion of high performance space-vector-based PWM strategies into a carrier-based format in light of the correspondence between space vectors and modulating waveforms.

The proposed method allows the implementation of existing PWM strategies with reduced complexity and computation time. The implementation is demonstrated for three- and four-level converters, but the method can be extended to converters with higher levels.

In addition, the proposed method enables the development of new modulation strategies. To demonstrate this, two new DPWM strategies for a four-level converter have been proposed. From the comparison of the proposed DPWM strategies to other known DPWM strategies, it is found that one of the proposed DPWM strategies produces the least WTHD.

References

- J. Rodríguez, J. Lai, and F. Peng, "Multilevel inverters: A survey of topologies, controls and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
- [2] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multi-level voltage-source-converter topologies for industrial medium-voltage drives," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 2930–2945, Dec. 2007.
- [3] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," *IEEE Ind. Electron. Mag.*, vol. 2, no. 2, pp. 28–39, Jun. 2008.
- [4] H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming, "Mediumvoltage multilevel converters—State of the art, challenges, and requirements in industrial applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2581–2596, Aug. 2010.
- [5] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B. Wu, J. Rodriguez, M. A. Perez, and J. I. Leon, "Recent advances and industrial applications of multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.

- [6] J. Rodriguez, S. Bernet, P. Steimer, and I. Lizama, "A survey on neutral-point-clamped inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2219–2230, Jul. 2010.
- [7] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Perez, "A survey on cascaded multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2197–2206, Jul. 2010.
- [8] H. P. Krug, T. Kume, M. Swamy, "Neutral-point clamped three-level general purpose inverter - features, benefits and applications," *IEEE* 35th Annual Power Electronics Specialists Conference, 2004. (PESC 04), vol.1, no., pp. 323–328, 20–25 June 2004
- [9] B. A. Welchko, M. B. de Rossiter Correa, and T. A. Lipo, "A threelevel MOSFET inverter for low-power drives," *IEEE Trans. Ind. Electron.*, vol. 51, no. 3, pp. 669–674, Jun. 2004.
- [10] R. Teichmann and S. Bernet, "A comparison of three-level converters versus two-level converters for low-voltage drives, traction, and utility applications," *IEEE Trans. Ind. Appl.*, vol. 41, no. 3, pp. 855–865, May/Jun. 2005.
- [11] B. P. McGrath, D. G. Holmes, and T. Meynard, "Reduced PWM harmonic distortion for multilevel inverters operating over a wide modulation range," *IEEE Trans. Power Electron.*, vol. 21, no. 4, pp. 941–949, Jul. 2006.
- [12] J. N. Chiasson, L. M. Tolbert, K. J. McKenzie, and Z. Du, "A unified approach to solving the harmonic elimination equations in multilevel converters," *IEEE Trans. Power Electron.*, vol. 19, no. 2, pp. 478–490, Mar. 2004.
- [13] J. K. Steinke, "Switching frequency optimal PWM control of a threelevel inverter," *IEEE Trans. Power Electron.*, vol.7, no.3, pp.487–496, Jul. 1992.
- [14] Yo-Han Lee, Dong-Hyun Kim, Dong-seok Hyun, "Carrier based SVPWM method for multi-level system with reduced HDF [harmonic distortion factor]," in *Proc. Industry Applications Society (IAS) Annu. Meeting*, vol.3, no., pp.1996-2003 vol. 3, 2000.
- [15] S. Hálasz, B. T. Huu, and A. Zakharov, "Two-phase modulation technique for three-level inverter-fed AC drives," *IEEE Trans. Ind. Electron.*, vol. 47, no. 6, pp. 1200-1211, Dec 2000.
- [16] F. Wang, "Sine-triangle vs. space vector modulation for three-level PWM voltage source inverters," in *Proc. Industry Applications Society* (IAS) Annu. Meeting, Rome, Italy, Oct. 2000, pp. 2482–2488.
- [17] A. K. Gupta, A. M. Khambadkone, "A space vector PWM scheme for multilevel inverters based on two-level space vector PWM," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1631-1639, Oct. 2006.
 [18] Yo-Han Lee, Rae-young Kim, and Dong-seok Hyun, "A novel
- [18] Yo-Han Lee, Rae-young Kim, and Dong-seok Hyun, "A novel SVPWM strategy considering DC-link balancing for a multi-level voltage source inverter," in *Conf. Rec. 14 Annu. APEC '99*, vol. 1, no., pp. 509-514, Mar 1999.
- [19] A. K. Gupta, A. M. Khambadkone, "A simple space vector PWM scheme to operate a three-level NPC inverter at high modulation index including overmodulation region, with neutral point balancing," *IEEE Trans. Ind. Appl.*, vol. 43, no. 3, pp. 751-760, May-june 2007.
- [20] T. Brückner, and D. G. Holmes, "Optimal pulse-width modulation for three-level inverters," *IEEE Trans. Power Electron.*, vol. 20, no. 1, pp. 82-89, Jan. 2005.
- [21] B. P. McGrath, D. G. Holmes, and T. Lipo, "Optimized space vector switching sequences for multilevel inverters," *IEEE Trans. Power Electron.*, vol. 18, no. 6, pp. 1293-1301, nov. 2003.
- [22] Jae Hyeong Seo; Chang-Ho Choi; Dong-Seok Hyun, "A new simplified space-vector PWM method for three-level inverters," *IEEE Trans. Power Electron.*, vol.16, no.4, pp.545-550, Jul 2001.
- [23] S. K. Mondal, B. K. Bose, V. Oleschuk, and J. O. P. Pinto, "Space vector pulse width modulation of three-level inverter extending operation into overmodulation region," *IEEE Trans. Power Electron.*, vol. 18, no. 2, pp. 604-611, Mar 2003.
- [24] N. Celanovic and D. Boroyevich, "A fast space-vector modulation algorithm for multilevel three-phase converters," *IEEE Trans. Ind. Appl.*, vol. 37, no. 2, pp. 637–641, Mar/Apr. 2001.
- [25] A. M. Hava, R. J. Kerkman, and T. Lipo, "Simple analytical and graphical methods for carrier-based PWM-VSI drives," *IEEE Trans. Power Electron.*, vol. 14, no. 1, pp. 49-61, Jan. 1999.
 [26] Yi Deng, Yebin Wang, Koon Hoo Teo, and R. G. Harley, "A simplified
- [26] Yi Deng, Yebin Wang, Koon Hoo Teo, and R. G. Harley, "A simplified space vector modulation scheme for multilevel converters," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 1873-1886, Mar. 2016.

- [27] A. R. Beig, S. Kanukollu, K. A. Hosani, and A. Dekka, "Space-vector-based synchronized three-level discontinuous PWM for medium-voltage high-power VSI," *IEEE Trans. Ind. Electron.*, vol. 61, no. 8, pp. 3891–3901, Aug. 2014.
 [28] H. Akagi, H. Fujita, S. Yonetani, and Y. Kondo, "A 6.6-kV
- [28] H. Akagi, H. Fujita, S. Yonetani, and Y. Kondo, "A 6.6-kV transformerless STATCOM based on a five-level diode-clamped PWM converter: system design and experimentation of a 200-V 10kVA laboratory model," *IEEE Trans. Ind. Appl.*, vol. 44, no. 2, pp. 672-680, Mar/Apr. 2008.
- [29] A. Jouanne, S. Dai, and H. Zhang, "A simple method for balancing the DC-link voltage of three-level inverters," in *Conf. Rec. PESC*, 2001, vol.3, 2001, pp.1341-1345.



Ramkrishan Maheshwari (S'10 – M'11) was born in Allahabad, India. He received the master of engineering (M.E.) degree in electrical engineering from the Indian Institute of Science (IISc), Bangalore, India in 2005 and the Ph.D. degree in electrical engineering from Aalborg University, Aalborg, Denmark in 2012.

From 2005 to 2008, he was with Honeywell Technology Solution Lab, Bangalore, India. From 2012 to 2014, he was with the Department of

Energy Technology, Aalborg University, Denmark. He is currently working as an assistant professor with the Department of Electrical Engineering, Indian Institute of Technology, Delhi, India. His research interests include modeling and control of power converters.



Sergio Busquets-Monge (SM'11) was born in Barcelona, Spain. He received the M.S. degree in electrical engineering from the Universitat Politècnica de Catalunya (UPC), Barcelona, in 1999, the M.S. degree in electrical engineering from Virginia Polytechnic Institute and State University, Blacksburg, in 2001, and the Ph.D. degree in electrical engineering from the UPC in 2006.

From 2001 to 2002, he was with Crown Audio,

Inc. He is currently an Associate Professor with the Department of Electronic Engineering, UPC. His research interests include multilevel conversion and converter integration.



systems.

Joan Nicolas-Apruzzese (S'11 – M'15) was born in Maracaibo, Venezuela. He received the M.S. (2008) and Ph.D. (2013) in electrical engineering from the Technical University of Catalonia, Barcelona, Spain.

Since 2008, he has been a researcher in the Power Electronics Research Centre of the Technical University of Catalonia. His main research interests include power multilevel converters applied to electric vehicles and photovoltaic- and wind-energy