Aalborg Universitet



## A Currentless submodule individual voltage balancing control for modular multilevel converters

Deng, Fujin: Liu, Chengkai: Wang, Qingsong: Zhu, Rongwu: Cai, Xu: Chen, Zhe

Published in: **IEEE Transactions on Industrial Electronics** 

DOI (link to publication from Publisher): 10.1109/TIE.2019.2952808

Creative Commons License CC BY 4.0

Publication date: 2020

Document Version Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Citation for published version (APA): Deng, F., Liu, C., Wang, Q., Zhu, R., Cai, X., & Chen, Z. (2020). A Currentless submodule individual voltage balancing control for modular multilevel converters. *IEEE Transactions on Industrial Electronics*, 67(11), 9370-9382. Article 8901980. https://doi.org/10.1109/TIE.2019.2952808

#### **General rights**

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
  You may not further distribute the material or use it for any profit-making activity or commercial gain
  You may freely distribute the URL identifying the publication in the public portal -

#### Take down policy

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

## A Currentless Submodule Individual Voltage Balancing Control for Modular Multilevel Converters

Fujin Deng, Senior Member, IEEE, Chengkai Liu, Qingsong Wang, Senior Member, IEEE, Rongwu Zhu, Member, IEEE, Xu Cai, Zhe Chen, Fellow, IEEE

Abstract- The capacitor voltage balancing is one of the most important issues for safe and reliable operation of the MMC. This paper proposes a currentless submodule individual voltage balancing control (SMIVBC) to realize capacitor voltage balancing in the MMC. Through regulating the dc component in each SM capacitor current by modulation index m-based SMIVBC or phase angle  $\theta$ -based SMIVBC, each SM capacitor voltage can be individually controlled to follow reference value, which can realize capacitor voltage balancing in the MMC. The proposed SMIVBC not only requires no sorting technique to select the SMs in the MMC avoiding sorting algorithm, but also requires no knowledge of current in the MMC, which reduces the sensors and sampling signals, saves the cost and improves the reliability. Simulation studies with professional tool PSCAD/EMTDC and experiment studies with a down-scale prototype in the laboratory are both conducted and their results confirm the effectiveness of the proposed SMIVBC for the MMC.

# *Index Terms*—Capacitor voltage control, currentless, individual control, modular multilevel converters, submodule.

## I. INTRODUCTION

The modular multilevel converter (MMC) was developed in the early 2000s [1]. It consists of a number of cascaded submodules (SMs) to produce multilevel voltage configuration [2-4]. The high number of voltage level enables a significant reduction in the device's average switching frequency without compromising power quality [5]. Due to the features such as modularity and scalability, the MMC is attractive for medium-/high-voltage and high-power application in the industry [6-9].

Capacitor voltage balancing is one of the most important issues for the MMC. To date, a number of voltage balancing

Manuscript received April 23, 2019; revised June 15, 2019 and August 29, 2019; accepted October 25, 2019. This work was supported in part by the National Natural Science Foundation of China under Project 61873062 and in part by the Natural Science Foundation of Jiangsu Province under Project BK20180395 and in part by the Six Talent Peaks Project of Jiangsu Province under Project GDZB-002. (*Corresponding author: Fujin Deng.*)

F. Deng is with the School of Electrical Engineering, Southeast University, and Jiangsu Key Laboratory of Smart Grid Technology and Equipment, Nanjing 210096, China (e-mail: fdeng@seu.edu.cn).

C. Liu and Q. Wang are with School of Electrical Engineering, Southeast University, Nanjing 210096, China (e-mail: lckisagirl@163.com; qswang@seu.edu.cn).

R. Zhu is with the Department of Power Electronics, Christian-Albrechts-University of Kiel, Kiel 2D-24142, Germany (e-mail: rzh@tf.uni-kiel.de).

X. Cai is with the Wind Power Research Center, Shanghai Jiao Tong University, Shanghai 200240, China (e-mail: xucai@sjtu.edu.cn).

Z. Chen is with the Department of Energy Technology, Aalborg University, Aalborg 9220, Denmark (e-mail: zch@et.aau.dk).

control algorithms have been presented for the MMC. Generally, there are mainly two types of methods including sorting-based method and individual control-based method [10].

Several sorting-based methods are presented for voltage balancing control in the MMC. References [10-13] present the voltage balancing control method based on the number of the SMs turned on and the arm current in each control period. In order to reduce switching frequency to reduce the power loss, reference [14] only switches the extra SMs in the next control period for voltage balancing; reference [15] presents the slow-rate and hybrid capacitor voltage-balancing strategy; reference [16] presents a low-switching frequency power module balancing method based on balancing adjusting number; references [17-21] present the voltage-balancing method with the switching frequency at grid frequency; reference [22] presents a low complexity implementation of the voltage balancing algorithm without any conditional execution requirements for reducing the switching frequency; reference [23] presents an adaptive voltage-balancing method with reduced switching frequency to make a trade-off between the switching losses and the balancing effect. Reference [24] presents a capacitor voltage balancing control method based on the high-frequency harmonic current at the carrier frequency in each arm of the MMC. Reference [25] presents a voltage-balancing method for the MMC under the phase-shifted carrier-based PWM scheme, where the pulses are sorted and distributed based on the energy associated with the pulses. Reference [26] presents a hierarchical permutation cyclic coding strategy to evenly distribute the switching gate signals among the SMs of each arm within a permutation time for capacitor voltage balancing in the MMC. Reference [27] presents a model predictive control strategy that takes the advantage of a cost function minimization technique to realize the voltage balancing for the MMC. In above sorting-based control, all the measurement and control are normally centralized in a digital signal processor, which requires that the algorithm executes in each control cycle and increases the computational burden, especially for the MMC with a large number of SMs.

The individual control is another solution to realize capacitor voltage balancing in the MMC, where the capacitor voltage in each SM is individually controlled. The individual control avoids the sorting algorithm in comparison with the sorting-based capacitor voltage control method, especially for the MMC with a large number of SMs, which improves the system modularity [13]. Reference [28] presents several individual control methods for MMC capacitor voltage

#### IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

balancing through adding capacitor voltage balancing compensation signal in both upper and lower arms. The capacitor voltage balancing compensation signal can be obtained in three ways including the product of the flow direction signal of corresponding arm current and the error between reference capacitor voltage and measured capacitor voltage, the product of the corresponding arm current and the error between reference capacitor voltage and measured capacitor voltage, the product of the corresponding load current and the error between reference capacitor voltage and measured capacitor voltage. Reference [29] presents an individual control for MMC voltage balancing through adding the capacitor voltage balancing signal, which is derived from the corresponding grid current and the error between reference capacitor voltage and measured capacitor voltage. However, all above methods require the exact knowledge of the arm current or the grid current.

In this paper, a currentless SM individual voltage balancing control (SMIVBC) is proposed to realize capacitor voltage balancing in the MMC. In the SMIVBC, each SM capacitor voltage is individually controlled by the dc component in the corresponding SM capacitor current, while the dc component in the SM capacitor current can be controlled by the modulation index *m* or the phase angle  $\theta$  of the reference signal for the corresponding SM. The proposed SMIVBC based on *m*-SMIVBC and  $\theta$ -SMIVBC can effectively realize the SM capacitor voltage balancing in the MMC with the advantages as follows. The proposed SMIVBC does not require a sorting technique to select the SMs, which avoids the sorting algorithm for the MMC, especially for the MMC with a large number of SMs. What is more, the proposed SMIVBC can be realized without the knowledge of the current, which reduces sensors, eliminates the adverse effects caused by the sensor noise and improves the reliability.

The paper is organized as follows. In Section II, the basic operation principles of the MMC are presented. Section III analyzes the capacitor voltage regulation relationship. Section IV proposes the SMIVBC. Sections V and VI adopt simulations and experimental tests, respectively, to verify the proposed control. Finally, Section VII presents the conclusion.

#### II. OPERATION PRINCIPLES OF MMCS

A three-phase MMC is shown in Fig. 1(a), which consists of six arms. Each arm contains *n* identical SMs and an arm inductor  $L_s$ . Fig. 1(b) shows the *i*-th SM in the upper arm of phase A, which is a half-bridge structure and made up of the switch/diode  $T_1/D_1$ ,  $T_2/D_2$  and a dc capacitor  $C_{sm}$  [16].

Table I shows two normal states of the *i*-th SM in the upper arm of phase A, including "ON" state and "OFF" state. When the SM works at "ON" state, the  $T_1$  is switched on and the  $T_2$  is switched off. Here, the charge or discharge of the capacitor  $C_{sm}$ relies on the direction of the arm current  $i_{ua}$ . If the  $i_{ua}$  is positive, the capacitor voltage  $u_{caui}$  increases with the charge of capacitor  $C_{sm}$ ; otherwise, the  $u_{caui}$  decreases with the discharge of  $C_{sm}$  if the  $i_{ua}$  is negative. When the SM works at "OFF" state, the  $T_1$  is switched off and the  $T_2$  is switched on. Here, the  $C_{sm}$  is bypassed and the capacitor voltage  $u_{caui}$  remains unchanged.



Fig. 1. (a) Three-phase MMC system. (b) SM unit.

I ABLE I					
SM OPERATION					
state	$T_1$	$T_2$	i <sub>ua</sub>	$C_{sm}$	u <sub>caui</sub>
ON	on	off	$\geq 0$	Charge	Increased
			<0	Discharge	Decreased
OFF	off	on	$\geq 0 \text{ or } < 0$	Bypass	Unchanged

According to [18], the MMC output voltage in phase j (j=a, b, c) is

$$u_{j} = \frac{u_{lj} - u_{uj}}{2}$$
(1)

where  $u_{uj}$  and  $u_{lj}$  are the total output voltages of the series-connected SMs in the upper and lower arms of phase *j*, respectively, as shown in Fig. 1(a).

#### **III.** ANALYSIS OF SM CAPACITOR VOLTAGE REGULATION

#### A. Analysis of Capacitor Voltage

Suppose that the ac current in phase A is

$$i_a = I_m \cos(\omega t + \theta) \tag{2}$$

and the circulating current in the MMC is suppressed, the upper arm current  $i_{ua}$  in phase A can be expressed as

$$i_{ua} = \frac{I_m}{2}\cos(\omega t + \theta) + \frac{i_{dc}}{3}$$
(3)

where  $I_m$  and  $\theta$  are peak value and phase angle of the current  $i_a$  at the ac side of the MMC, respectively.  $\omega$  is the fundamental angular frequency.  $i_{dc}$  is the dc-link current of the MMC.

According to [30] and [31], the capacitor current  $i_{caui}$  in the *i*-th SM of the upper arm of phase A, can be expressed as

$$\dot{i}_{caui} = \dot{i}_{ua} \cdot \frac{1 + y_{au}}{2} \tag{4}$$

with

$$y_{au} = -m \cdot \cos(\omega t) \tag{5}$$

where  $y_{au}$  is the reference for the upper arm of phase A. *m* is modulation index. Substituting (3) and (5) into (4), the capacitor current *i*<sub>caui</sub> can be rewritten as

$$i_{caui} = \frac{i_{cdc}}{\frac{1}{2}} + \frac{\left[\frac{I_m}{4}\cos(\omega t + \theta) - \frac{mi_{dc}}{6}\cos(\omega t)\right]}{\frac{1}{2}} - \frac{mI_m}{\frac{8}{6}\cos(2\omega t + \theta)}$$
(6)  
**DC** Fundamental Second-order  
**Component** Component Component

#### IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

with

$$i_{cdc} = \frac{i_{dc}}{6} - \frac{mI_m}{8}\cos(\theta) \tag{7}$$

According to (6), the dc component  $i_{cdc}$  is zero in the steady-state operation of the MMC. In addition, the SM capacitor voltage can be regulated by the  $i_{cdc}$ , as

- capacitor voltage is increased by increase of  $i_{cdc}$ ;
- capacitor voltage is reduced by reduction of  $i_{cdc}$ .

According to (7), the  $i_{cdc}$  in each SM can be controlled by the corresponding modulation index *m* or the phase angle  $\theta$ , which depends on the MMC operation mode. Fig. 2 shows eight MMC operation modes, where  $\vec{u_s}$  and  $\vec{i_s}$  are the vectors of the MMC voltage  $u_a$ ,  $u_b$ ,  $u_c$  and current  $i_a$ ,  $i_b$ ,  $i_c$ , respectively, and  $\vec{u_s}$  aligns along with the *x*-axis. The phase angle between  $\vec{u_s}$  and  $\vec{i_s}$  is  $\theta$ .



Fig. 2. Control in the MMC. (a) By modulation index m. (b) By phase angle  $\theta$ .

In mode 1,  $\theta=0$ , the active power *P* is positive and the reactive power *Q* is 0. In mode 2,  $0<\theta<\pi/2$  and *P*>0, *Q*>0. In mode 3,  $\theta=\pi/2$  and *P*=0, *Q*>0. In mode 4,  $\pi/2<\theta<\pi$  and *P*<0, *Q*>0. In mode 5,  $\theta=\pi$  and *P*<0, *Q*=0. In mode 6,  $\pi<\theta<3\pi/2$  and *P*<0, *Q*<0. In mode 7,  $\theta=3\pi/2$  and *P*=0, *Q*<0. In mode 8,  $3\pi/2<\theta<2\pi$  and *P*>0, *Q*<0.

#### B. Control of $i_{cdc}$ by Modulation Index m

The control of  $i_{cdc}$  by *m* for the *i*-th SM in the MMC under different operation modes are shown in Table II and Fig. 2(a), as follows.

- 1) Mode 1, 2 and 8: P>0. Here,  $i_{dc}>0$  and  $\cos(\theta)>0$ . According to (7), the  $i_{cdc}$  can be increased by the reduction of *m* and reduced by the increase of *m*.
- Mode 3 and 7: P=0. Here, i<sub>dc</sub>=0 and cos(θ)=0. According to (7), the i<sub>cdc</sub> can not be controlled by m.
- 3) Mode 4, 5 and 6: P < 0. Here,  $i_{dc} < 0$  and  $\cos(\theta) < 0$ . According to (7), the  $i_{cdc}$  can be increased by the increase of *m* and reduced by the reduction of *m*.

TABLE II						
CONTROL OF <i>i</i> <sub>cdc</sub> BY M						
Mode	Р	$i_{dc}$	$\cos(\theta)$	т	$i_{cdc}$	
1, 2, 8	>0	>0	>0	Inversely proportional		
3, 7	0	0	0	Uncontrollable		
4, 5, 6	<0	<0	<0	Proportional		

Table II shows that, the  $i_{cdc}$  in each SM capacitor current can be controlled by the corresponding modulation index *m* of the reference signal for each SM when the MMC works in various operation modes except Modes 3 and 7. When the MMC works in the right side of the *y*-axis, the  $i_{cdc}$  is proportional to the *m*; when the MMC works in the left side of the *y*-axis, the  $i_{cdc}$  is inversely proportional to the *m*.

## C. Control of $i_{cdc}$ by Phase Angle $\theta$

The control of  $i_{cdc}$  by  $\theta$  for the *i*-th SM in the MMC under different operation modes are shown in Table III and Fig. 2(b), as follows.

- 1) Mode 1: P>0 and Q=0. Here, the  $\cos(\theta)$  reaches its maximum 1. According to (7), the  $i_{cdc}$  can not be regulated by  $\theta$ .
- 2) Mode 2: P>0 and Q>0. Here,  $i_{dc}>0$  and  $\cos(\theta)>0$ . According to (7), the  $i_{cdc}$  can be increased by the increase of  $\theta$  and reduced by the reduction of  $\theta$ .
- 3) Mode 3: P=0 and Q>0. Here,  $i_{dc}=0$ . According to (7), the  $i_{cdc}$  can be increased by the increase of  $\theta$  and reduced by the reduction of  $\theta$ .
- Mode 4: P<0 and Q>0. Here, i<sub>dc</sub><0 and cos(θ)<0. According to (7), the i<sub>cdc</sub> can be increased by the increase of θ and reduced by the reduction of θ.
- 5) Mode 5: P < 0 and Q=0. Here, the  $\cos(\theta)$  reaches its minimum -1. According to (7), the  $i_{cdc}$  can not be regulated by  $\theta$ .
- 6) Mode 6: P < 0 and Q < 0. Here,  $i_{dc} < 0$  and  $\cos(\theta) < 0$ . According to (7), the  $i_{cdc}$  can be increased by the reduction of  $\theta$  and reduced by the increase of  $\theta$ .
- Mode 7: P=0 and Q<0. Here, i<sub>dc</sub>=0. According to (7), the i<sub>cdc</sub> can be increased by the reduction of θ and reduced by the increase of θ.
- 8) Mode 8: P>0 and Q<0. Here,  $i_{dc}>0$  and  $\cos(\theta)>0$ . According to (7), the  $i_{cdc}$  can be increased by the reduction of  $\theta$  and reduced by the increase of  $\theta$ .

I ABLE III						
CONTROL OF $i_{cdc}$ By $ heta$						
Mode	Q	$i_{dc}$	$\cos(\theta)$	θ	$i_{cdc}$	
1	0	>0	1	Uncontrollable		
5	0	<0	-1			
2		>0	>0			
3	>0	0	0	Proportional		
4		<0	<0			
6		<0	<0			
7	<0	0	0	Inversely proportional		
8		>0	>0			

Table III shows that, the dc component  $i_{cdc}$  in each SM capacitor current can be controlled by the corresponding phase angle  $\theta$  of the reference signal for each SM when the MMC works in various modes except Modes 1 and 5. When the MMC works above the *x*-axis, the  $i_{cdc}$  is proportional to the  $\theta$ ; when the MMC works below the *x*-axis, the  $i_{cdc}$  is inversely proportional to the  $\theta$ .

## IV. PROPOSED SM INDIVIDUAL VOLTAGE BALANCING CONTROL FOR MMCS

The central control for the MMC is shown in Fig. 3(a), where the  $e_a$ ,  $e_b$ ,  $e_c$  are the grid voltages and the  $i_a$ ,  $i_b$ ,  $i_c$  are the grid currents, as shown in Fig. 1(a).  $e_d$ ,  $e_q$  and  $i_d$ ,  $i_q$  are the dq-axis components of the grid voltage and current, respectively.  $L=L_s/2+L_f$ .  $L_f$  is filter inductance, as shown in Fig. 1(a). Based on the control objective of the three-phase MMC system such as active power control, reactive power control and dc-link voltage control, the current references  $i_{d\_ref}$  and  $i_{q\_ref}$  can be obtained [14], [18]. The vector control method is adopted in Fig. 3(a), which regulates the  $i_d$ ,  $i_q$  to follow the current references  $i_{d\_ref}$  and  $i_{q\_ref}$ , respectively, and generates the dq-axis voltage references  $u_d$  and  $u_q$ , respectively. Afterwards, the angle compensation component  $\theta_m$  and the peak value  $u_m$  of the voltage reference can be obtained as

$$\begin{cases} \theta_{m} = \tan^{-1}(u_{q} / u_{d}) \\ u_{m} = \sqrt{u_{d}^{2} + u_{q}^{2}} \end{cases}$$
(8)





IF MMC works in right side of y axis (Mode 1, 2, 8), then  $SS_m=1$ IF MMC works in left side of y axis (Mode 4, 5, 6), then  $SS_m=0$ 

 $SS_n$ 



Fig. 3. (a) Central control of MMCs. (b) *m*-SMIVBC for the *i*-th SM in the upper arm of phase A. (c)  $\theta$ -SMIVBC for the *i*-th SM in the upper arm of phase A.

The modulation index  $m_{ref}$  of the reference signal is  $m_{ref} = 2u_m/V_{dc}$ .  $V_{dc}$  is the dc-link voltage of the MMC. In Fig. 3(a), the phase angle  $\theta_u$  of the grid voltage can be obtained by the phase locked loop (PLL). The phase angle of the reference signal is  $\theta_{ref} = \theta_m + \theta_u$ .

For each SM in the MMC, the *m*-SMIVBC and  $\theta$ -SMIVBC based on the relationship between  $i_{cdc}$  and m,  $\theta$  in each SM are proposed, as shown in Figs. 3(b) and (c), respectively, to force the capacitor voltages in the arm to follow their average value and keep the capacitor voltage balancing in the MMC, as follows.

#### A. Proposed m-SMIVBC

Fig. 3(b) shows the proposed *m*-SMIVBC for the *i*-th SM in the upper arm of phase A. For each SM, the PI controller is used to regulate its modulation index *m* to ensure the capacitor voltage balancing. Fig. 3(b) shows the PI controller is used to produce the compensation modulation index  $m_{caui}$  for the *i*-th SM in the upper arm of phase A. The modulation index  $m_{aui}$  for the *i*-th SM in the upper arm of phase A is

$$m_{aui} = m_{ref} - m_{caui} \tag{9}$$

The reference for the *i*-th SM in the upper arm of phase A is

$$y_{aui} = -m_{aui} \cdot \cos(\theta_{ref}) \tag{10}$$

The implementation of the proposed *m*-SMIVBC is related to the operation mode of the MMC, where the selection signal  $SS_m$  is 1 when the MMC works in Mode 1, 2, 8; the selection signal  $SS_m$  is 0 when the MMC works in Mode 4, 5, 6, as shown in Fig. 3(b).

- 1)  $SS_m$ =1: If the capacitor voltage  $u_{caui}$  in the *i*-th SM is less than the average voltage  $u_{cau\_ave}$  in the upper arm of phase A, the PI controller would increase the  $m_{caui}$  and reduce the  $m_{aui}$ . As a result, the dc component in the capacitor current would be increased according to Table II to increase  $u_{caui}$  to follow  $u_{cau\_ave}$ . If  $u_{caui}>u_{cau\_ave}$ , the PI controller would reduce the  $m_{caui}$  and increase the  $m_{aui}$ . As a result, the dc component in the capacitor current would be reduced according to Table II to reduce  $u_{caui}$  to follow  $u_{cau\_ave}$ .
- 2)  $SS_m=0$ : If  $u_{caui} < u_{cau\_ave}$ , the PI controller would reduce  $m_{caui}$  and increase  $m_{aui}$ . As a result, the dc component in the capacitor current would be increased according to Table II to increase  $u_{caui}$  to follow  $u_{cau\_ave}$ . If  $u_{caui} > u_{cau\_ave}$ , the PI controller would increase  $m_{caui}$  and reduce  $m_{aui}$ . As a result, the dc component in the capacitor current would be reduced according to Table II to reduce  $u_{caui}$  to follow  $u_{cau\_ave}$ .

Based on above analysis, the proposed *m*-SMIVBC can be applied to the MMC in some applications. For the MMC works with the power transferring from dc side to ac side such as medium-voltage motor drive [3], [32] and grid integration of photovoltaic system [33], the proposed *m*-SMIVBC with  $SS_m$ =1 can be adopted for the MMC. For the MMC works with the power transferring from ac side to dc side such as the active rectifier of the medium-voltage motor drive [2], [3], the *m*-SMIVBC with  $SS_m$ =0 can be adopted for the MMC.

#### B. Proposed θ-SMIVBC

Fig. 3(c) shows the proposed  $\theta$ -SMIVBC for the *i*-th SM in the upper arm of phase A. For each SM, the PI controller is used to regulate its phase angle  $\theta$  to ensure the capacitor voltage balancing. Fig. 3(c) shows the PI controller is used to produce the compensation phase angle  $\theta_{caui}$  for the *i*-th SM in the upper

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

arm of phase A. The phase angle  $\theta_{aui}$  for the *i*-th SM in the upper arm of phase A is

$$\theta_{aui} = \theta_{ref} + \theta_{caui} \tag{11}$$

The reference for the *i*-th SM in the upper arm of phase A is

$$y_{aui} = -m_{ref} \cdot \cos(\theta_{aui}) \tag{12}$$

The implementation of the proposed control is related to the operation mode of the MMC, where the selection signal  $SS_p$  is 1 when MMC works in Mode 2, 3, 4; the selection signal  $SS_p$  is 0 when MMC works in Mode 6, 7, 8, as shown in Fig. 3(c).

- 1)  $SS_p=1$ : If  $u_{caui} < u_{cau} < u_{c}$ , the PI controller would increase  $\theta_{caui}$  and increase  $\theta_{aui}$ . As a result, the dc component in the capacitor current would be increased according to Table III to increase  $u_{caui}$  to follow  $u_{cau}$  ave. If  $u_{caui} > u_{cau}$ , the PI controller would reduce  $\theta_{caui}$  and reduce  $\theta_{aui}$ . As a result, the dc component in the capacitor current would be reduced according to the Table III to reduce  $u_{caui}$  to follow the  $u_{cau}$  ave.
- 2)  $SS_p=0$ : If  $u_{caui} < u_{cau\_ave}$ , the PI controller would reduce  $\theta_{caui}$ and reduce  $\theta_{aui}$ . As a result, the dc component in the capacitor current would be increased according to Table III to increase  $u_{caui}$  to follow  $u_{cau\_ave}$ . If  $u_{caui} > u_{cau\_ave}$ , the PI controller would increase  $\theta_{caui}$  and increase  $\theta_{aui}$ . As a result, the dc component in the capacitor current would be reduced according to the Table III to reduce  $u_{caui}$  to follow the  $u_{cau\_ave}$ .

Based on above analysis, the proposed  $\theta$ -SMIVBC can be applied to the MMC in some applications such as the MMC based STATCOM for reactive power regulation [3], [34], where the  $\theta$ -SMIVBC with  $SS_p=1$  is adopted for the MMC if sending reactive power to the ac grid; the  $\theta$ -SMIVBC with  $SS_p=0$  is adopted for the MMC if absorbing reactive power from the ac grid.

#### V. SIMULATION STUDIES

To verify the proposed SMIVBC for the MMC, an MMC system shown in Fig. 4 is built and simulated with the professional time-domain simulation tool PSCAD/EMTDC. The system parameters are shown in the Table IV. Figs.  $5 \sim 13$  show the performance of the MMC under the proposed SMIVBC, where the base value for the power is 5 MVA, the base value for grid voltage is the peak value of the grid line-to-line voltage. The base value for the current is the peak value of the grid current when active power is 5 MW and reactive power Q is 0. The base value for the capacitor voltage is the rated capacitor voltage.

#### A. MMC in Operation Mode 1 & m-SMIVBC

Fig. 5 shows the performance of the MMC working in Mode 1. According to Fig. 3, the proposed *m*-SMIVBC with  $SS_m=1$  is adopted. Fig. 5(a) shows that the grid line-to-line voltage  $u_{ab}$  leads grid current  $i_a$  30°. Here, the *P* is 1 p.u. and the *Q* is 0. Fig. 5(b) shows the upper and lower arm current  $i_{ua}$  and  $i_{la}$  in phase A. With the proposed control, the upper and lower arm capacitor voltages  $u_{cau1} \sim u_{cau6}$  and  $u_{cal1} \sim u_{cal6}$  are kept balanced, as shown in Fig. 5(c).



Fig. 4. Block diagram of the simulation system.

TABLE IV SIMULATION SYSTEM PARAMETERS



Fig. 5. (a)  $u_{ab}$  and  $i_{a}$ . (b)  $i_{ua}$  and  $i_{la}$ . (c)  $u_{cau1} \sim u_{cau6}$  and  $u_{cal1} \sim u_{cal6}$ .

B. MMC from Operation Mode 8 to 2 & m-SMIVBC

Fig. 6 shows the performance of the MMC working from Mode 8 to 2. According to Fig. 3, the proposed *m*-SMIVBC with  $SS_m=1$  is adopted here. Fig. 6(a) shows that the *P* is 1 p.u. and the *Q* is gradually changed from -0.4 p.u. to 0.4 p.u. With the proposed control, the capacitor voltages  $u_{cau1} \sim u_{cau6}$  and  $u_{cal1} \sim u_{cal6}$  are kept balanced, as shown in Fig. 6(b).



IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

#### C. MMC in Operation Mode 5 & m-SMIVBC

Fig. 7 shows the performance of the MMC in Mode 5, where the proposed *m*-SMIVBC with  $SS_m=0$  is adopted. In this situation, the *P* is -1 p.u. and *Q* is 0. Fig. 7(a) shows that the  $u_{ab}$ lags  $i_a$  150°. Fig. 7(b) shows the  $i_{ua}$  and  $i_{la}$  in phase A. With the proposed control, the capacitor voltages  $u_{cau1} \sim u_{cau6}$  and  $u_{cal1} \sim u_{cal6}$  are kept balanced, as shown in Fig. 7(c).



Fig. 7. (a)  $u_{ab}$  and  $i_a$ . (b)  $i_{ua}$  and  $i_{la}$ . (c)  $u_{cau1} \sim u_{cau6}$  and  $u_{ca11} \sim u_{cal6}$ .

## D. MMC from Operation Mode 6 to 4 & m-SMIVBC

Fig. 8 shows the performance of the MMC working from Mode 6 to 4. According to Fig. 3, the proposed *m*-SMIVBC with  $SS_m=0$  is adopted here. Fig. 8(a) shows that the *P* is 1 p.u. and the *Q* is gradually changed from -0.4 p.u. to 0.4 p.u. With the proposed control, the capacitor voltages  $u_{cau1} \sim u_{cau6}$  and  $u_{cal1} \sim u_{cal6}$  are kept balanced, as shown in Fig. 8(b).



Fig. 8. (a) P and Q. (b)  $u_{cau1} \sim u_{cau6}$  and  $u_{cal1} \sim u_{cal6}$ .

#### E. MMC in Operation Mode 3 & θ-SMIVBC

Fig. 9 shows the performance of the MMC working in Mode 3. According to Fig. 3, the proposed  $\theta$ -SMIVBC with  $SS_p=1$  is adopted here. Fig. 9(a) shows that  $u_{ab}$  leads  $i_a$  120°. In this situation, the *P* is 0 and *Q* is 1 p.u. Fig. 9(b) shows the upper and lower arm current  $i_{ua}$  and  $i_{la}$  in phase A. With the proposed control, the upper arm capacitor voltages  $u_{cau1} \sim u_{cau6}$  and the lower arm capacitor voltages  $u_{cal1} \sim u_{cal6}$  are kept balanced, as shown in Fig. 9(c).



Fig. 9. (a)  $u_{ab}$  and  $i_{a}$ . (b)  $i_{ua}$  and  $i_{la}$ . (c)  $u_{cau1} \sim u_{cau6}$  and  $u_{cal1} \sim u_{cal6}$ .

#### F. MMC from Operation Mode 4 to 2 & θ-SMIVBC

Fig. 10 shows the performance of the MMC working from Mode 4 to 2. According to Fig. 3, the proposed  $\theta$ -SMIVBC with  $SS_p=1$  is adopted here. Fig. 10(a) shows that the Q is 1 p.u. and the P is gradually changed from -0.4 p.u. to 0.4 p.u. With the proposed control, the  $u_{cau1} \sim u_{cau6}$  and  $u_{cal1} \sim u_{cal6}$  are kept balanced, as shown in Fig. 10(b).



Fig. 10. (a) P and Q. (b)  $u_{cau1} \sim u_{cau6}$  and  $u_{cal1} \sim u_{cal6}$ .

#### G. MMC in Operation Mode 7 & θ-SMIVBC

Fig. 11 shows the performance of the MMC working in Mode 7. According to Fig. 3, the proposed  $\theta$ -SMIVBC with  $SS_p=0$  is adopted here. Fig. 11(a) shows that  $u_{ab}$  lags  $i_a$  60°. In this situation, the *P* is 0 and *Q* is -1 p.u. Fig. 11(b) shows the upper and lower arm current  $i_{ua}$  and  $i_{la}$  in phase A. With the proposed control, the capacitor voltages  $u_{cau1} \sim u_{cau6}$  and  $u_{cal1} \sim u_{cal6}$  are kept balanced, as shown in Fig. 11(c).

## H. MMC from Operation Mode 6 to 8 & θ-SMIVBC

Fig. 12 shows the performance of the MMC working from Mode 6 to 8. According to Fig. 3, the proposed  $\theta$ -SMIVBC with  $SS_p=0$  is adopted here. Fig. 12(a) shows that the *Q* is -1 p.u. and the *P* is gradually changed from -0.4 p.u. to 0.4 p.u. With the proposed control, the  $u_{cau1} \sim u_{cau6}$  and  $u_{cal1} \sim u_{cal6}$  are kept balanced, as shown in Fig. 12(b).

#### IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS







## I. MMC under Various Frequencies

Fig. 13 shows the performance of the MMC under various ac-side frequencies. Here, the MMC works in Mode 1 and the proposed *m*-SMIVBC with  $SS_m=1$  is adopted. For Figs. 13(a)~(d), the *P* is 4 MW, 3 MW, 2 MW and 1 MW, respectively; the ac-side frequency is 40 Hz, 30 Hz, 20 Hz and 10 Hz, respectively. Figs. 13(a)~(d) show that the capacitor voltages  $u_{cau1}$ ~ $u_{cau6}$  and  $u_{cal1}$ ~ $u_{cal6}$  are kept balanced by the proposed control under various frequencies.

#### VI. EXPERIMENTAL STUDIES

A three-phase MMC prototype, as shown in Fig. 14(a), is built in the laboratory to confirm the proposed SMIVBC. Fig. 14(b) shows the photo of the experimental setup. A dc power supply (LAB/SMS6600) parallel with the load is used to support the dc link. The ac side of the MMC is connected to the grid via an autotransformer AT and an isolation transformer T. The IXFK48N60P is used as switch/diode. The control algorithm is implemented in the digital signal process (DSP) controller and the pulse signal from the controller is transferred to the driving panel of each SM by the optical fiber. The system parameters are shown in Table V.



Fig. 13.  $u_{cau1} \sim u_{cau6}$  and  $u_{cal1} \sim u_{cal6}$  under various frequencies. (a) 40 Hz. (b) 30 Hz. (c) 20 Hz. (d) 10 Hz.



Fig. 14. (a) MMC experimental system. (b) Photo of experimental setup.

#### IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

TABLE V				
EXPERIMENTAL SYSTEM PARAMETERS				
Parameters	Value			
DC-link voltage $V_{dc}$ (V)	200			
RMS value of line-to-line	82			
voltage at MMC side of AT				
Grid frequency (Hz)	50			
Number of SMs per arm <i>n</i>	4			
Nominal capacitor $C_{sm}$ (mF)	2.35			
Inductor $L_s$ (mH)	3			
Filter inductor $L_f$ (mH)	3			
Switching frequency (kHz)	1			

#### A. MMC in Mode 1 & m-SMIVBC

Fig. 15 shows the performance in phase A of the MMC, where the MMC works in Mode 1. According to Fig. 3, the proposed *m*-SMIVBC with  $SS_m$ =1 is adopted here. In this case, the active power *P* is step changed from 500 W to 1 kW. Fig. 15 shows the upper arm capacitor voltages  $u_{cau1} \sim u_{cau3}$ , the lower arm capacitor voltages  $u_{cau1} \sim u_{cau3}$ , the lower arm current  $i_{la}$ , the ac current  $i_a$  and the line-to-line voltage  $u_{ab}$ , where the line-to-line voltage  $u_{ab}$  leads the ac current  $i_a$  30°. Along with the increase of the active power, the  $i_{ua}$ ,  $i_{la}$ ,  $i_{a}$ , the ripples of the upper arm capacitor voltages  $u_{cau1} \sim u_{cau3}$  and the ripples of the lower arm capacitor voltages  $u_{cau1} \sim u_{cau3}$  are increased. With the proposed control, the upper arm capacitor voltages  $u_{cau1} \sim u_{cau3}$  and the lower arm capacitor voltages  $u_{cau1} \sim u_{cau3}$  are kept balanced.



Fig. 15.  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $i_{ua}$  (10 A/div),  $i_{la}$  (10 A/div),  $i_{a}$  (10 A/div) and  $u_{ab}$  (100 V/div).

Fig. 16 shows the dynamic performance of the MMC. In stage-I, the capacitor voltages are kept balanced by *m*-SMIVBC. In stage-II, the proposed *m*-SMIVBC is disabled, which leads to divergence of the capacitor voltages. However, after the propose *m*-SMIVBC is enabled again in stage-III, the dc component in the SM capacitor current, whose voltage is less than the reference value, will be controlled to a positive value, which will result in the increase of the SM capacitor voltage is more than the reference value, will be controlled to a negative value, which will result in the reduction of the SM capacitor voltage is more than the reference value, will be controlled to a negative value, which will result in the reduction of the SM capacitor voltage. As a result, the capacitor voltages in the arm recover to balancing again in stage-III.

## B. MMC from Mode 2 to 8 & m-SMIVBC

Fig. 17 shows the performance in phase A of the MMC, where the MMC works from Mode 2 to 8. According to Fig. 3, the proposed *m*-SMIVBC with  $SS_m$ =1 is adopted here. In this

case, the *P* is 800 W and *Q* is step changed from 600 Var to -600 Var. Fig. 17 shows  $u_{cau1} \sim u_{cau3}$ ,  $u_{cal1} \sim u_{cal3}$ ,  $i_{ua}$ ,  $i_{la}$ ,  $i_{a}$  and  $u_{ab}$ . With the proposed *m*-SMIVBC, the upper and lower arm capacitor voltages  $u_{cau1} \sim u_{cau3}$  and  $u_{cal1} \sim u_{cal3}$  are kept balanced.



Fig. 16. *u*<sub>cau1</sub>~*u*<sub>cau4</sub> (10 V/div), *u*<sub>cal1</sub>~*u*<sub>cal4</sub> (10 V/div).



Fig. 17.  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $i_{ua}$  (10 A/div),  $i_{la}$  (10 A/div),  $i_{a}$  (10 A/div) and  $u_{ab}$  (100 V/div).

#### C. MMC in Mode 5 & m-SMIVBC

Fig. 18 shows the performance in phase A of the MMC, where the MMC works in Mode 5. According to Fig. 3, the proposed *m*-SMIVBC with  $SS_m=0$  is adopted here. In this case, the *P* is step changed from -500 W to -1 kW. Fig. 18 shows  $u_{cau1} \sim u_{cau3}$ ,  $u_{ca11} \sim u_{cal3}$ ,  $i_{ua}$ ,  $i_{la}$  and  $u_{ab}$ , where  $u_{ab}$  lags  $i_a$  150°. Along with the reduction of the *P*, the  $i_{ua}$ ,  $i_{la}$ ,  $i_a$ , the ripples of  $u_{cau1} \sim u_{cau3}$  and the ripples of  $u_{cal1} \sim u_{cal3}$  are increased. With the proposed *m*-SMIVBC, the upper and lower arm capacitor voltages  $u_{cau1} \sim u_{cau3}$  and  $u_{cal1} \sim u_{cal3}$  are kept balanced.



Fig. 18.  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $i_{ua}$  (10 A/div),  $i_{la}$  (10 A/div),  $i_{a}$  (10 A/div) and  $u_{ab}$  (100 V/div).

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

#### D. MMC from Mode 4 to 6 & m-SMIVBC

Fig. 19 shows the performance in phase A of the MMC, where the MMC works from Mode 4 to 6. According to Fig. 3, the proposed *m*-SMIVBC with  $SS_m=0$  is adopted here. In this case, the *P* is -800 W and *Q* is step changed from 600 Var to -600 Var. Fig. 19 shows  $u_{cau1} \sim u_{cau3}$ ,  $u_{cal1} \sim u_{cal3}$ ,  $i_{ua}$ ,  $i_{la}$ ,  $i_{a}$  and  $u_{ab}$ . With the proposed *m*-SMIVBC, the upper and lower arm capacitor voltages  $u_{cau1} \sim u_{cau3}$  and  $u_{cal1} \sim u_{cal3}$  are kept balanced.



Fig. 19.  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $i_{ua}$  (10 A/div),  $i_{la}$  (10 A/div),  $i_{a}$  (10 A/div) and  $u_{ab}$  (100 V/div).

#### E. MMC in Mode 3 & θ-SMIVBC

Fig. 20 shows the performance in phase A, where the MMC works in Mode 3. According to Fig. 3, the proposed  $\theta$ -SMIVBC with  $SS_p=1$  is adopted here. In this case, the Q is step changed from 500 Var to 1 kVar. Fig. 20 shows  $u_{cau1} \sim u_{cau3}$ ,  $u_{ca11} \sim u_{cal3}$ ,  $i_{ua}$ ,  $i_{la}$ ,  $i_a$  and  $u_{ab}$ , where  $u_{ab}$  leads  $i_a$  120°. Along with the increase of the Q, the  $i_{ua}$ ,  $i_{la}$ ,  $i_a$ , the ripples of  $u_{cau1} \sim u_{cau3}$  and the ripples of  $u_{cal1} \sim u_{cal3}$  are increased. With the proposed  $\theta$ -SMIVBC, the upper and lower arm capacitor voltages  $u_{cau1} \sim u_{cau3}$  and  $u_{cal1} \sim u_{cal3}$  are kept balanced.

Fig. 21 shows the dynamic performance of the MMC. In stage-I, the upper and lower arm capacitor voltages in phase A are kept balanced by the proposed  $\theta$ -SMIVBC. In stage-II, the proposed  $\theta$ -SMIVBC is disabled, which leads to divergence of the capacitor voltages. However, after the action of the propose  $\theta$ -SMIVBC in stage-III, the dc component in the SM capacitor current, whose voltage is less than the reference value, will be controlled to a positive value, which will result in the increase of the SM capacitor voltage; the dc component in the SM capacitor current, whose voltage is more than the reference value, will be controlled to a negative value, which will result in the sM capacitor current, whose voltage is more than the reference value, will be controlled to a negative value, which will result in the reduction of the SM capacitor voltage. As a result, the capacitor voltages in the arm recover to balancing again in stage-III.

#### F. MMC from Mode 2 to 4 & θ-SMIVBC

Fig. 22 shows the performance in phase A of the MMC, where the MMC works from Mode 2 to 4. According to Fig. 3, the proposed  $\theta$ -SMIVBC with  $SS_p=1$  is adopted here. In this case, the Q is 800 Var and P is step changed from 600 W to -600 W. Fig. 22 shows  $u_{cau1} \sim u_{cau3}$ ,  $u_{cal1} \sim u_{cal3}$ ,  $i_{ua}$ ,  $i_{la}$ ,  $i_{a}$  and  $u_{ab}$ . With the proposed  $\theta$ -SMIVBC, the upper and lower arm capacitor voltages  $u_{cau1} \sim u_{cau3}$  and  $u_{cal1} \sim u_{cal3}$  are kept balanced.



Fig. 20.  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $i_{ua}$  (10 A/div),  $i_{la}$  (10 A/div),  $i_{a}$  (10 A/div) and  $u_{ab}$  (100 V/div).





Fig. 22.  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $i_{ua}$  (10 A/div),  $i_{la}$  (10 A/div),  $i_{a}$  (10 A/div) and  $u_{ab}$  (100 V/div).

#### G. MMC in Mode 7 & θ-SMIVBC

Fig. 23 shows the performance of the MMC in phase A, where the MMC works in Mode 7. According to Fig. 3, the proposed  $\theta$ -SMIVBC with  $SS_p=0$  is adopted here. In this case, the *Q* is step changed from -500 Var to -1 kVar. Fig. 23 shows  $u_{cau1}\sim u_{cau3}$ ,  $u_{ca11}\sim u_{cal3}$ ,  $i_{ua}$ ,  $i_{la}$  and  $u_{ab}$ , where  $u_{ab}$  lags  $i_a$  60°. Along with the reduction of the *Q*, the  $i_{ua}$ ,  $i_{la}$ ,  $i_a$ , the ripples of  $u_{cau1}\sim u_{cau3}$  and the ripples of  $u_{cal1}\sim u_{cal3}$  are increased. With the proposed  $\theta$ -SMIVBC, the capacitor voltages  $u_{cau1}\sim u_{cau3}$  and  $u_{cal1}\sim u_{cal3}$  are kept balanced.

#### H. MMC from Mode 8 to 6 & θ-SMIVBC

Fig. 24 shows the performance in phase A of the MMC, where the MMC works from Mode 8 to 6. According to Fig. 3, the proposed  $\theta$ -SMIVBC with  $SS_p=1$  is adopted here. In this case, the Q is -800 Var and P is step changed from 600 W to

-600 W. Fig. 24 shows  $u_{cau1} \sim u_{cau3}$ ,  $u_{cal1} \sim u_{cal3}$ ,  $i_{ua}$ ,  $i_{la}$ ,  $i_{a}$  and  $u_{ab}$ . With the proposed  $\theta$ -SMIVBC, the upper and lower arm capacitor voltages  $u_{cau1} \sim u_{cau3}$  and  $u_{cal1} \sim u_{cal3}$  are kept balanced.



Fig. 23.  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $i_{ua}$  (10 A/div),  $i_{la}$  (10 A/div),  $i_{la}$  (10 A/div) and  $u_{ab}$  (100 V/div).



Fig. 24.  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $i_{ua}$  (10 A/div),  $i_{la}$  (10 A/div),  $i_{la}$  (10 A/div),  $i_{a}$  (10 A/div) and  $u_{ab}$  (100 V/div).

## I. MMC under Low Frequency

Figs. 25 and 26 show the performance in phase A of the MMC, where the dc side of the MMC is connected to the dc power supply and the dc-side voltage is 200 V; the ac side of the MMC is the three-phase series-connected resistor and inductor load. The resistance is 60  $\Omega$  and the inductance is 4 mH in the series-connected resistor and inductor load. According to Fig. 3, the proposed *m*-SMIVBC with *SS*<sub>m</sub>=1 is adopted for the capacitor voltage balancing control.

Fig. 25 shows the performance of the MMC when the ac-side voltage frequency is 10 Hz, where the modulation index is step changed from 0.8 to 0.5. Fig. 25 shows  $u_{cau1} \sim u_{cau3}$ ,  $u_{cal1} \sim u_{cal3}$ ,  $i_{ua}$ ,  $i_{la}$ ,  $i_a$  and  $u_{ab}$ . With the proposed control, the upper arm capacitor voltages  $u_{cau1} \sim u_{cau3}$  and the lower arm capacitor voltages  $u_{cau1} \sim u_{cau3}$  are kept balanced.

Fig. 26 shows the performance of the MMC when the ac-side voltage frequency is 5 Hz, where the modulation index is step changed from 0.8 to 0.5. Fig. 26 shows  $u_{cau1} \sim u_{cau3}$ ,  $u_{cal1} \sim u_{cal3}$ ,  $i_{ua}$ ,  $i_{la}$ ,  $i_a$  and  $u_{ab}$ . With the proposed control, the capacitor voltages  $u_{cau1} \sim u_{cau3}$  and  $u_{cal1} \sim u_{cal3}$  are kept balanced.

## VII. CONCLUSION

This paper proposes a currentless SMIVBC for MMCs. The capacitor voltage in each SM can be controlled by the dc component in capacitor current. The dc component in capacitor



Fig. 25.  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $i_{ua}$  (2 A/div),  $i_{la}$  (2 A/div),  $i_{la}$  (2 A/div),  $i_{a}$  (2 A/div),  $u_{ab}$  (100 V/div).



Fig. 26.  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $u_{cau1} \sim u_{cau3}$  (10 V/div),  $i_{ua}$  (2 A/div),  $i_{la}$  (2 A/div),  $i_{la}$  (2 A/div),  $i_{a}$  (2 A/div) and  $u_{ab}$  (100 V/div).

current can be regulated by the modulation index except that the MMC works with zero active power or regulated by the phase angle except that the MMC works with zero reactive power. With proposed SMIVBC, the capacitor voltage can be kept balanced in the MMC. In addition, the proposed SMIVBC does not require a sorting technique to select the SMs, which avoids the sorting algorithm, especially for the MMC with a large number of SMs. What is more, each SM capacitor voltage can be kept balanced without the knowledge of current, which reduces sensors and sampling signals, saves cost and improves reliability. Simulation with professional tool PSCAD/EMTDC and experiment with a down-scale prototype are both conducted to verify the effectiveness of the proposed SMIVBC.

#### REFERENCES

- S. Debnath, J. Qin, B. Bahrani, M. Saeedifard, and P. Barbosa, "Operation, control, and applications of the modular multilevel converter: a review," IEEE Trans. Power Electron., vol.30, no. 1, pp. 37-53, Jan. 2015.
- [2] M. A. Perez, S. Bernet, J. Rodriguez, S. Kouro, and R. Lizana, "Circuit topologies, modeling, control schemes, and applications of modular multilevel converters," IEEE Trans. Power. Electron., vol. 30, no. 1, pp. 4-17, Jan. 2015.
- [3] A. Dekka, B. Wu, R. L. Fuentes, M. Perez and N. R. Zargari, "Evolution of Topologies, Modeling, Control Schemes, and Applications of Modular Multilevel Converters," IEEE J. Emerg. Sel. Topics Power Electron., vol. 5, no. 4, pp. 1631-1656, Dec. 2017.
- [4] A. Nami, J. Liang, F. Dijkhuizen and G. D. Demetriades, "Modular multilevel converters for HVDC applications: review on converter cells and functionalities," IEEE Trans. Power Electron., vol. 30, no. 1, pp. 18-36, Jan. 2015.
- [5] T. H. Nguyen, K. A. Hosani, M. S. Eimoursi and F. Blaabjerg, "An overview of modular multilevel converters in HVDC transmission

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

systems with STATCOM operation during pole-to-pole dc short circuits," IEEE Trans. Power Electron., vol. 34, no. 5, pp. 4137-4160, May 2019.

- [6] S. Du, B. Wu and N. Zargari, "Common-mode voltage elimination for variable-speed motor drive based on flying-capacitor modular multilevel converter," IEEE Trans. Power Electron., vol. 33, no. 7, pp. 5621-5628, Jul. 2018.
- [7] I. A. Gowaid, G. P. Adam, A. M. Massoud, S. Ahmed and B. W. Williams, "Hybrid and modular multilevel converter designs for isolated HVDC-DC converter," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 6, no. 1, pp. 188-202, Mar. 2018.
- [8] F. Ma, Z. He, Q. Xu, A. Luo, L. Zhou and M. Li, "Multilevel power conditioner and its model predictive control for railway traction system," IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 7275-7285, Nov. 2016.
- [9] T. Nakanishi, J. Itoh, "High Power Density Design for a Modular Multilevel Converter With an H-Bridge Cell Based on a Volume Evaluation of Each Component," IEEE Trans. Power Electron., vol. 33, no. 3, pp. 1967-1984, Mar. 2018.
- [10] P. Hu, R. Teodorescu, S. Wang, S. Li and J. M. Guerrero, "A currentless sorting and selection-based capacitor-voltage-balancing method for modular multilevel converters," IEEE Trans. Power Electron., vol. 34, no. 2, pp. 1022-1025, Feb. 2019.
- [11] M. Saeedifard and R. Iravani, "Dynamic performance of a modular multilevel back-to-back HVDC system," IEEE Trans. Power Del., vol. 25, no. 4, pp. 2903-2912, Oct. 2010.
- [12] S. Rohner, S. Bernet, M. Hiller, and R. Sommer, "Modulation, losses, and semiconductor requirements of modular multilevel converters," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2633-2642, Aug. 2010.
- [13] A. Dekka, B. Wu and N. R. Zargari, "A novel modulation scheme and voltage balancing algorithm for modular multilevel converter," IEEE Trans. Ind. Appl., vol. 52, no. 1, pp. 432-443, Jan./Feb. 2016.
- [14] Q. Tu, Z. Xu, and L. Xu, "Reduced switching-frequency modulation and circulating current suppression for modular multilevel converters," IEEE Trans. Power Del., vol. 26, no. 3, pp. 2009-2017, Jul. 2011.
- [15] J. Qin and M. Saeedifard, "Reduced switching-frequency voltage balancing strategies for modular multilevel HVDC converters," IEEE Trans. Power Del., vol. 28, no. 4, pp. 2403-2410, Oct. 2013.
- [16] Z. Li, F. Gao, F. Xu, X. Ma, Z. Chu, P. Wang, R. Gou and Y. Li, "Power module capacitor voltage balancing method for a ±350-kV/1000-MW modular multilevel converter," IEEE Trans. Power Electron., vol. 31, no. 6, pp. 3977-3984, Jun. 2016.
- [17] K. Ilves, A. Antonopoulos, S. Norrga, and H. Nee, "A new modulation method for the modular multilevel converter allowing fundamental switching frequency," IEEE Trans. Power Electron., vol. 27, no. 8, pp. 3482–3494, Aug. 2012.
- [18] F. Deng and Z. Chen, "Voltage-balancing method for modular multilevel converters switched at grid frequency," IEEE Trans. Ind. Electron., vol. 62, no. 5, pp. 2835-2847, May 2015.
- [19] H. Peng, R. Xie, K. Wang, Y. Deng, X. He and R. Zhao, "A capacitor voltage balancing method with fundamental sorting frequency for modular multilevel converters under staircase modulation," IEEE Trans. Power Electron., vol. 31, no. 11, pp. 7809-7822, Nov. 2016.
- [20] K. Wang, Y. Deng, H. Peng, G. Chen, G. Li and X. He, "An improved CPS-PWM scheme-based voltage balancing strategy for MMC with fundamental frequency sorting algorithm," IEEE Trans. Ind. Electron., vol. 66, no. 3, pp. 2387-2397, Mar. 2019.
- [21] S. Du, J. Liu and T. Liu, "Modulation and closed-loop-based dc capacitor voltage control for MMC with fundamental switching frequency," IEEE Trans. Power Electron., vol. 30, no. 1, pp. 327-338, Jan. 2015.
- [22] R. Darus, J. Pou, G. Konstantinou, S. Ceballos, R. Picas and V. G. Agelidis, "A modified voltage balancing algorithm for the modular multilevel converter: evaluation for staircase and phase-disposition pwm," IEEE Trans. Power Electron., vol. 30, no. 8, pp. 4119-4127, 2015.
- [23] Y. Luo, Z. Li, L. Xu, X. Xiong, Y. Li and C. Zhao, "An adaptive voltage-balancing method for high-power modular multilevel converters," IEEE Trans. Power Electron., vol. 33, no. 4, pp. 2901-2912, Apr. 2018.
- [24] F. Deng and Z. Chen, "A control method for voltage balancing in modular multilevel converters, IEEE Trans. Power Electron., vol. 29, no. 1, pp. 66-76, Jan 2014.
- [25] F. Deng and Z. Chen, "Voltage-balancing method for modular multilevel converters under phase-shifted carrier-based pulsewidth modulation," IEEE Trans. Ind. Electron., vol. 62, no. 7, pp. 4158-4169, Jul. 2015.

- [26] A. Ghazanfari and Y. I. Mohamed, "A hierarchical permutation cyclic coding strategy for sensorless capacitor voltage balancing in modular multilevel converter," IEEE Journal of Emergency and Selected Topics in Power Electron., vol. 4, no. 2, pp. 576-588, Jun. 2016.
- [27] J. Qin and M. Saeedifard, "Predictive control of a modular multilevel converter for a back-to-back HVDC system," IEEE Trans. Power Del., vol. 27, no. 3, pp. 1538-1547, Jul. 2012.
- [28] M. Hagiwara and H. Akagi, "Control and experiment of pulse width-modulated modular multilevel converters," IEEE Trans. Power Electron., vol. 24, no. 7, pp. 1737-1746, Jul. 2009.
- [29] S. Yang, Y. Tang and P. Wang, "Distributed control for a modular multilevel converter," IEEE Trans. Power Electron., vol. 33, no. 7, pp. 5578-5591, Jul. 2018.
- [30] F. Deng, Q. Heng, C. Liu, X. Cai, R. Zhu, Z. Chen and W. Chen, "Capacitor ESR and C monitoring in modular multilevel converters," IEEE Trans. Power Electron., in press, 2019.
- [31] Q. Song, W. Liu, X. Li, H. Rao, S. Xu and L. Li, "A steady-state analysis method for a modular multilevel converter," IEEE Trans. Power Electron., vol. 28, no. 8, pp. 3702-3713, Aug. 2013.
- [32] BENSHAW. M2l 3000 Series Medium Voltage Motor Drive. 2013. [Online]. Available: http://www.benshaw.com/uploadedFiles/Literature /Benshaw\_M2L\_MVFD\_2.3-6.6kV.pdf
- [33] M. R. Islam, A. M. Mahfuz-Ur-Rahman, M. M. Islam, Y. G. Guo, J. G. Zhu, "Modular medium-voltage grid-connected converter with improved switching techniques for solar photovoltaic systems," IEEE Trans. Ind. Electron., vol. 64, no. 11, pp. 8887-8896, Nov. 2017.
- [34] M. Hagiwara, R. Maeda, and H. Akagi, "Negative-sequence reactive power control by a PWM STATCOM based on a modular multilevel cascade converter (MMCC-SDBC)," IEEE Trans. Ind. Appl., vol. 48, no. 2, pp. 720–729, Mar./Apr. 2012.



Fujin Deng (SM'19) received the B. Eng. degree in Electrical Engineering from China University of Mining and Technology, Jiangsu, China, in 2005, the M. Sc. Degree in Electrical Engineering from Shanghai Jiao Tong University, Shanghai, China, in 2008, and the Ph. D. degree in Energy Technology from the Department of Energy Technology, Aalborg University, Aalborg, Denmark, in 2012.

He joined the Southeast University in 2017 as a Professor in the School of Electrical Engineering,

Southeast University, Nanjing, China. From 2013 to 2015 and from 2015 to 2017, he was a Postdoctoral Researcher and an Assistant Professor, respectively, in the Department of Energy Technology, Aalborg University, Aalborg, Denmark. His main research interests include wind power generation, multilevel converters, high-voltage direct-current technology, DC grid and offshore wind farm-power systems dynamics.



**Chengkai Liu** was born in Fujian, China, in 1996. He received the B. Eng. degree in Electrical Engineering from Chien-Shiung Wu College of Southeast University, Nanjing, China, in 2018. He is currently working toward the Ph.D. degree in the School of Electrical Engineering, Southeast University. His main research interests include multilevel converters and dc grid.



**Qingsong Wang** (S'14-M'17-SM'17) received the B.Sc. and M.Sc. degrees from the Department of Electrical Engineering, Zhejiang University, Hangzhou, China, in 2004 and 2007, respectively, and the Ph.D. degree from the School of Electrical Engineering, Southeast University, Nanjing, China, in 2016. From November 2015 to November 2016, he was a joint Ph.D student with the Department of Energy Technology, Aalborg University, Aalborg, Denmark, where he focused on electric springs.

From July 2004 to July 2005, he was an engineer in Shihlin Electronic & Engineering Co., Ltd, Suzhou, China. From July 2007 to August 2011, he was an engineer in Global Development Center of Philips Lighting Electronics, Shanghai, China. In October 2010, he was promoted to be

Transactions on Industrial Electronics

#### IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

a Senior Engineer. From August 2011 to September 2013, he was a Lecturer in PLA University of Science and Technology, Nanjing, China. Since 2017, he has been with Southeast University, where he is currently a Lecturer in the School of Electrical Engineering.

Dr. Wang's research interests are focused in the areas of control and applications of power electronics to power systems, smart grid, and lighting drivers.



**Rongwu Zhu** (S'02-M'05) received the B. Eng. in Electrical Engineering from Nanjing Normal University, Nanjing, China, in 2007 and Ph. D. degree in energy technology from Department of Energy Technology, Aalborg University, Aalborg, Denmark, in 2015. From 2011-2012, he was a guest researcher with Aalborg University. He is currently a Senior Research Associate with Chair of power electronics, at Christian-Albrechts-University of Kiel (Germany).

He has authored and co-authored over 70 technical papers (over 1/3 of them in international peer-review).

His research interests include high-power multilevel modular converters, DC-grid and wind-farm power systems, smart transformer-fed distribution system, reliability and lifetime of power converters, modelling and stability of the power electronics-based electric grid.



**Xu Cai** received the B. Eng. degree from Southeast University, Nanjing, China, in 1983, and the M. Eng. and Ph.D. degrees from China University of Mining and Technology, Jiangsu, China, in 1988 and 2000, respectively, all in electrical engineering.

He was with the Department of Electrical Engineering, China University of Mining and Technology, as an Associate Professor from 1989 to 2001. Since 2002, he has been a Professor with Shanghai Jiao Tong University, Shanghai, where he

has also been the Director of the Wind Power Research Center since 2008. He was the Vice Director of the State Energy Smart Grid R&D Center, Shanghai, China, from 2010 to 2013. His current research interests include power electronics and renewable energy exploitation and utilization, including wind power converters, wind turbine control system, large power battery storage systems, clustering of wind farms and its control system, and grid integration.



**Zhe Chen** (M'95-SM'98) received the B. Eng. and M. Sc. degrees all in Electrical Engineering from Northeast China Institute of Electric Power Engineering, Jilin City, China, MPhil in Power Electronic, from Staffordshire University, England and the Ph.D. degree in Power and Control, from University of Durham, England.

Dr Chen is a full Professor with the Department of Energy Technology, Aalborg University, Denmark. He is the leader of Wind Power System Research program at the Department of Energy Technology, Aalborg

University and the Danish Principle Investigator for Wind Energy of Sino-Danish Centre for Education and Research.

His research areas are power systems, power electronics and electric machines; and his main current research interests are wind energy and modern power systems. He has led many research projects and has more than 400 technical publications with more than 10000 citations and h-index of 44 (Google Scholar).

Dr Chen is an Associate Editor of the IEEE Transactions on Power Electronics, a Fellow of the Institution of Engineering and Technology (London, U.K.), and a Chartered Engineer in the U.K.