High Step-Down Bridgeless Sepic/Cuk PFC Rectifiers With Improved Efficiency and Reduced Current Stress

Mohammad Babaei ¹⁰ and Mohammad Monfared ¹⁰, Senior Member, IEEE

Abstract—In this article, two high step-down bridgeless power factor correction rectifiers based on the switched inductor network (SIN) are introduced. The proposed rectifiers employ the SIN to provide high step-down voltage gain with a higher duty cycle than the competitors. They also offer higher efficiency, lower current stress, and total peak switching device powers. A thorough and straightforward design algorithm in the discontinuous conduction mode is provided that ensures a unity power factor and a low total harmonic distortion with a simple control scheme. As a demonstration of the superior performance of the proposed rectifiers, a 300-W high-gain sepic rectifier setup with $48V_{\rm dc}$ output voltage from a $230V_{\rm rms}/50$ Hz source is built in the laboratory.

Index Terms—Efficiency, high step-down, power factor correction (PFC) rectifier, switched-inductor network (SIN).

I. INTRODUCTION

FEW examples of power factor correction (PFC) rectifiers in use are telecom power supplies, electric vehicles, adapters/chargers, LED drivers, and uninterruptible power supplies [1]-[8]. The common configuration of the PFC rectifiers consists of a full bridge diode rectifier followed by a dc-dc chopper, dominantly the boost circuit [9], [10]. The main problem with this configuration is that the output is always higher than the rectified voltage, which necessitates the integration of a step-down dc-dc chopper in the final topology, as shown in Fig. 1. The added circuitry increases the power loss, cost, and volume of the converter [11], [12]. If the boost PFC is replaced by a step-down circuit, aiming to tackle the aforementioned problem, then the quality of the input current deteriorates drastically due to the dead angle problem, as illustrated in Fig. 2. In fact, when the output voltage is higher than the input ac voltage, the step-down chopper cannot operate and periods of zero current

Manuscript received August 24, 2021; revised November 29, 2021 and January 29, 2022; accepted February 26, 2022. Date of publication March 22, 2022; date of current version May 2, 2022. (*Corresponding author: Mohammad Monfared.*)

Mohammad Babaei is with the Department of Electrical Engineering, Faculty of Engineering, Ferdowsi University of Mashhad, Mashhad 91779-48974, Iran (e-mail: mohammad.babaei@mail.um.ac.ir).

Mohammad Monfared is with the Electrical and Electronic Engineering Department, Swansea University, SA1 8EN Swansea, U.K. (e-mail: mohammad.monfared@swansea.ac.uk).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TIE.2022.3159954.

Digital Object Identifier 10.1109/TIE.2022.3159954

 Z
 Z

 Boost
 Boost

 DC-DC

 Converter

Fig. 1. Conventional boost PFC rectifier with a step-down dc-dc converter.



Fig. 2. Dead angle in an input current waveform of the buck PFC rectifiers.

appear around the zero-crossings of the ac waveforms. An auxiliary converter, such as the buck-boost or the flyback, can be connected in parallel or series to enhance the quality of the input current [12], [13]. The price is again added cost, volume, and loss of the final converter [13]. The converters with buck-boost ability, such as the buck-boost, the cuk, and the sepic, can be used for the PFC stage. These converters offer the step-down capability as well as a high-quality input current and avoid the additional stage for decreasing the output voltage [14]-[22]. Since the internal capacitors in the sepic and cuk converters participate in energy transfer, these converters have already been proven as better solutions than the buck-boost one [20]. On the other hand, in those applications, such as battery chargers, and telecom power supplies, where a low output voltage is needed, the switch on-time becomes too short. This poses a practical limit on the maximum switching frequency that can be achieved with these circuits [20], [23]. Furthermore, as a result of the low duty cycle, current stresses are increased. As the PFC rectifiers presented in [14]–[19]; [21]; and [22] suffer from a limited step-down gain, they cannot be considered as a viable solution in low output voltage applications. The rectifier proposed in [20] solves this problem at the expense of a greater number of semiconductors in the current path. Also, possible

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/

differences in output inductors result in voltage spikes across the output diodes. There are some high step-down PFC rectifiers based on the buck converter [24]–[28]. These converters provide high step-down gains with a great number of components. As expected, the quality of the input current is low, which is mainly due to the dead angle problem of the input current. Also, the reported efficiencies are lower than the conventional solutions.

Regardless of the chosen circuit topology, PFC rectifiers can be controlled in either discontinuous conduction mode (DCM) or continuous conduction mode (CCM). The DCM operation offers better closed-loop control performance with simple single-loop control, which makes it easier to be designed/analyzed and even implemented in practice [13], [21]. However, for a given voltage gain the duty-cycle of DCM operation is smaller than the CCM one. As a result, the problems mentioned above about the very short on-time of switches at high switching frequencies become even worse.

The conventional buck-boost converter cannot provide a high step-down voltage gain. To overcome the problems mentioned above, this article proposes two bridgeless sepic and cuk PFC rectifiers integrated with a switched inductor network (SIN). Thanks to the SIN, the proposed rectifiers provide a high step-down voltage gain, such that the problem of the low duty cycle is effectively avoided, even under DCM operation. So, the operation principles and components design procedure are developed for the DCM mode to take advantage of the small power losses of the switches at turn ON and the diodes at turn OFF transitions. The proposed rectifiers offer lower current stresses, conduction and switching losses, and total peak switching device powers (SDP_{peak}) [29], [30] than the conventional PFC rectifiers. To support the theoretical analysis of the proposed rectifiers and show their superior performance, a 300-W high-gain sepic rectifier setup, with $48V_{dc}$ output voltage from a $230V_{rms}/50Hz$ source is built in the laboratory. In Section II, the configuration of the proposed rectifier and operation modes are presented followed by a straightforward components design algorithm given in Section III. Various comparative studies are presented in Section IV. The experimental results are reported in Section V. Finally, Section VI concludes this article.

II. PROPOSED PFC RECTIFIERS

A. Circuit Configuration

The proposed PFC rectifiers are shown in Fig. 3. These circuits are mainly inspired by the converters proposed in [21] and [31]. The proposed topologies consist of switches S_1 and S_2 , diodes D_{o1} and D_{o2} , and two low-frequency diodes D_p and D_n . Other components are two pairs of coupled inductors, L_{in1} - L_{in2} , and $L_{o1}-L_{o2}$, and two capacitors C_1 and C_2 . The input and output inductors share a common core to reduce the size of the converter. It will be shown later that high step-down conversion is achieved for both proposed rectifiers with minimum losses and reduced current stresses. The sepic (cuk) derived circuit is formed by connecting two high-gain sepic (cuk) converters for each half-line cycle. The switches S_1 and S_2 can be easily driven by the same gating signal. Also, their emitters are at the same potential, so just one isolated gate diver is needed, which highly simplifies the modulation and drive circuit. The operation of both PFC rectifiers is similar and for the sake of saving space



Fig. 3. Proposed high-gain step-down rectifiers. (a) High-gain sepic. (b) High-gain cuk PFC rectifiers.



Fig. 4. Equivalent circuits for the proposed high-gain sepic PFC rectifier during (a) positive half-cycle and (b) negative half-cycle of the input voltage.

and better presentation, only the sepic circuit is analyzed in this section. However, the results are the same for both sepic and cuk rectifiers. The equivalent circuits of the sepic rectifier during the positive and negative half-line cycles are shown in Fig. 4(a) and (b), respectively.

B. Principle of Operation

To simplify the steady-state analysis of the proposed rectifier, it is assumed that the output capacitor C_o and input inductors L_{in1} and L_{in2} are large enough such that the output voltage



Fig. 5. Operation modes (a) I, (b) II, and (c) III of the proposed sepic PFC rectifier.

and the input current can be assumed almost constant during a switching period. Because of the symmetry of the circuit, only the positive half-cycle operation is analyzed. The rectifier works in DCM mode to take benefit of many advantages, such as the near-unity power factor with a single control loop, and zero turn-ON and zero turn-OFF of the switches and the highfrequency output diodes, respectively. The operational modes and theoretical waveform of the proposed sepic PFC rectifier are shown in Figs. 5 and 6, respectively. The capacitors voltage equations can be written as

$$V_{c_1} = \begin{cases} v_{\rm in}(t) + V_o 0 \le t \le \frac{T}{2} \\ V_o \frac{T}{2} \le t \le T \end{cases}$$
(1)

$$V_{c_2} = \begin{cases} V_o 0 \le t \le \frac{T}{2} \\ v_{\rm in}(t) + V_o \frac{T}{2} \le t \le T \end{cases}$$
(2)

where T is the period of the input voltage and V_o is the output voltage. As can be seen in Figs. 5 and 6, the converter operation during a switching period can be divided into three modes, as analyzed in the following.

1) Mode I: $[t_0-t_1]$: In this mode, S_1 is turned ON, as shown in Fig. 5(a). The diode D_p is forward biased and conducts too and the output diodes are blocking. The currents through input



Fig. 6. Theoretical waveforms during one switching period in positive half-cycle for the sepic high-gain PFC rectifier with DCM operation.

and output inductors are increasing linearly, as shown in Fig. 6. The voltage equations of this mode can be written as

$$V_{L_{in1}} = V_{L_{in2}} = v_{in}$$
 (3)

$$V_{L_{o1}} = V_{L_{o2}} = \frac{v_{\text{in}}}{2}.$$
(4)

The switch current is the sum of the input and the output inductors. The peak of switch current can be then written as

$$I_{s_1}^{\max} = \frac{V_m}{L_e} DT_s \tag{5}$$

where T_s is the switching period, V_m is the peak amplitude of the input voltage, and L_e is defined as

$$\frac{1}{L_e} = \frac{2}{L_{\rm in}} + \frac{1}{2L_{o1}}.$$
(6)

2) Mode II: $[t_1-t_2]$: As in Fig. 5(b), at the beginning of this mode, S_1 is turned OFF, and the output diodes D_{o1} and D_{o2} start conducting to provide a path for the inductors' currents. Diode D_p remains ON. The currents through the input and output inductors are decreasing linearly, as shown in Fig. 6. The voltage equations can be written as

$$V_{L_{\rm in1}} = V_{L_{\rm in1}} = -2V_o \tag{7}$$

$$V_{Lo1} = V_{Lo2} = -V_o.$$
 (8)

This mode ends when the currents through the output diodes reach zero and, consequently, these diodes turn OFF at zero current. The normalized length of this interval is given by

$$D' = \frac{D}{2M}\sin(\omega t) \tag{9}$$

where ω is the source angular frequency, and *M* is the voltage gain and defined as

$$M = \frac{V_o}{V_m}.$$
 (10)

3) Mode III: $[t_2-t_3]$: In this mode, the output diodes and the main switches are OFF. Diode D_p is still ON. The currents of

Feature		Proposed Sepic and Cuk	Buck boost of [15]	Buck boost of [16] (Type I)	Buck boost of [16] (Type II)	Buck boost of [17]	Sepic of [19] and [18]	Cuk of [20]	Sepic and Cuk of [21]
No. of switches		2	2	2	2	2	2	1	2
No. of fast diodes		2	4	2	2	4	1	2	1
No. of slow diodes		2	-	-	-	-	2	4	2
No. of inductors		4	3	3	3	3	2	3	3
No. of magnetic cores		2	3	2	2	3	2	3	3
No. of capacitors		3	3	3	3	3	2	2	3
No. of semiconduct ors. in current path	Mode I	2	2	2	2	2	3	3	2
	Mode II	3	1	2	2	1	3	4	2
	Mode III	1	0	1	1	0	2	2	1
Voltage gain in, CCM mode		$\frac{\mathrm{D}}{2(1-\mathrm{D})}$	$\frac{2D}{1-D}$	D 1-D	$\frac{D}{1-D}$	D 1-D	$\frac{D}{1-D}$	$\frac{\mathrm{D}}{2(1-\mathrm{D})}$	$\frac{D}{1-D}$
Calculated efficiency (%)		94.8	88.3	93	93.1	89.9	92.9	94.2	93.7
Ratio of current stress of main switch. Is.peak / Is.peak, Proposed Ratio of SDP,peak ∑SDP,peak , proposed		1	3.2	1.7	1.8	1.71	1.8	1	1.7
		1	3.5	2	2	2.8	1.3	0.7	1.5
Ratio of total voltage stress of semics. $\Sigma Vs / \Sigma Vs_proposed$		1	1.07	0.78	0.78	1.12	0.97	1.24	0.92

TABLE I COMPARISON AMONG VARIOUS PFC RECTIFIERS

the inductors are constant, and the voltages across inductors are zero.

Thanks to the DCM operation of the proposed rectifiers, the problems arising from inequality of the output inductors, such as the voltage spikes across the semiconductors, are avoided. So, the additional energy of the output inductors caused by unequal inductances can be discharged safely in Mode III. It should be mentioned that if the two active switches, S_1 and S_2 , are MOSFETs, then the body diode of S_1 (S_2) will conduct during the second (first) stage, and the circuit will not properly function. In other words, there are reverse voltages applied to the active switches, so the switches must have the reverse blocking capability like the ones used in [21].

III. ANALYSIS AND DESIGN

A. Voltage Gain

To make a better comparison with other rectifiers, the equations of the proposed rectifiers are rewritten in accordance with [16] and [21]. The voltage gain, already defined in (10), can be found by calculating the average current of the output diode. From Fig. 5, the average current of the output diode over one switching cycle can be written as

$$\bar{i}_{D_{o1}} = \frac{D^2 T_s v_{\rm in}^2}{8L_e V_o}.$$
(11)

On the other hand, the average current over one cycle of the voltage source is

$$I_{D_{o1}} = \frac{D^2 T_s V_m^2}{4L_e V_o} = \frac{V_m^2}{2R_e V_o}$$
(12)

where R_e is defined as

$$R_e = \frac{2L_e}{D^2 T_s}.$$
(13)

At steady-state, I_{Do1} equals the average current through the output resistor R_o . So, the voltage gain yields as

$$M = \sqrt{\frac{R_o}{R_e}} = \sqrt{\frac{R_o D^2 T_s}{8L_e}} = \frac{D}{\sqrt{2K_e}} \tag{14}$$

where K_e is defined as

$$K_e = \frac{4L_e}{R_o T_s}.$$
(15)



Fig. 7. Comparison of loss distribution among various PFC rectifiers.



Fig. 8. Experimental prototype.

 TABLE II

 EXPERIMENTAL CONDITIONS AND PARAMETERS

Parameters	Value
Output power, Po	300 W
Output voltage, Vo	48 V _{dc}
Input voltage, v_{in}/f_{in}	$230 \; V_{rms} \!/ \; 50 Hz$
Switching frequency, f_s	65 kHz
Input inductors, <i>L</i> _{in1} , & <i>L</i> _{in2}	4 mH
Output inductors, <i>Lo1</i> , & <i>Lo2</i>	30.2 µH
Inner capacitors, C_1 , & C_2	$1~\mu F, 275~V_{ac}$
Output capacitor, Co	6800 μF, 50V
Switches, S ₁ , & S ₂	FGW85N60RB
Output diodes, Do1, & Do2	FFSH5065A
Low frequency diodes, D _p & D _m	SF5L60U

In DCM operation mode, one can readily conclude that

$$D' < 1 - D.$$
 (16)

By using (14)–(16), the following condition for DCM operation is then obtained

$$K_e < K_{e,\text{crit}} = \frac{1}{2(M + \frac{\sin(\omega t)}{2})^2}$$
 (17)

and to ensure DCM operation during the whole line period, $K_e < K_{e, \text{crit} \text{ min}}$ must be satisfied. $K_{e, \text{crit} \text{ min}}$ is defined in the

following equation:

$$K_{e,\text{crit}_{\min}} = \frac{1}{2(M+0.5)^2}.$$
 (18)

For the sake of a better representation, $K_{e, \text{ratio}}$ is defined as

$$K_{e,ratio} = \frac{K_e}{K_{e,\text{crit}_min}} \tag{19}$$

therefore, $K_{e, ratio} < 1$ ensures DCM operation.

By writing the voltage–second balance, the voltage gain in the CCM mode can be calculated from (4) and (8) as

$$M_{\rm CCM} = \frac{D}{2(1-D)}.$$
 (20)

According to (20), the output voltage gain of the proposed rectifier is lower than those of the sepic rectifiers presented in [19] and [21]. So, at the same output voltage, the duty cycle of the proposed rectifier is higher than the competitors'.

B. Component Design

1) Passive Components: The values of the inductors L_{in1} and L_{in2} are designed based on their maximum current ripples $(\Delta I_{Lin1,2})$ as follows:

$$L_{\text{in}1,2} = \frac{1}{\Delta I_{\text{Lin}1,2}} \frac{V_m D T_s}{\sqrt{2}P_2}.$$
(21)

where P_o is the output power.

As mentioned above, if $K_{e, \text{ratio}} < 1$, the converter works in DCM mode. By using (18) and (19), one can calculate K_e . The inductors L_{o1} and L_{o2} are then designed by using (6), (15), and system parameters. The *LC* circuit across the input, as shown in Fig. 5, consists of the input capacitors and the inductors of the proposed rectifiers. Any possible resonance may deteriorate the quality of the input current. According to [16], the capacitors C_1 and C_2 of the proposed rectifies are designed from the following equation:

$$C_{1,2} = \frac{1}{\left(2\pi f_{\rm res}\right)^2 \times \left(L_{\rm in1} + L_{o1}\right)}.$$
 (22)

For a safe operation, the resonance frequency $f_{\rm res}$ must be much higher than the source frequency $f_{\rm in}$ and enough lower than the switching frequency f_s , i.e.,

$$f_{\rm in} < f_{\rm res} < f_s. \tag{23}$$

The peak voltage across capacitors can be written as

$$V_{C1,2}^{\max} = V_m + V_o. \tag{24}$$

On the other hand, the output capacitor is designed according to tolerable ripple at the nominal power, as given in the following equation where % r is the output voltage ripple ratio:

$$C_o = \frac{P_o}{2\pi f_{\rm in}\% r \ V_o^2}.$$
 (25)

2) Active Components: In the following, the semiconductors ratings of the proposed rectifier are calculated to select proper semiconductor elements.



Fig. 9. Experimental results of (a) input and output waveforms, (b) voltages across S_1 and C_1 and current through L_{in1} , and (c) voltages across D_p and $D_{o1,2}$ and current through output inductor, (d) zoomed view of voltages across D_p and $D_{o1,2}$ and current through output inductor, (e) zoomed view of voltage across S_1 , gate-emitter voltage and switch current, and (f) zoomed view of voltages across $D_{o1,2}$ and $L_{o1,2}$ for the proposed sepic PFC rectifier at rated power.

TABLE III HARMONICS AMPLITUDES REQUIRED BY IEC 61000-3-2 AND MEASURED FOR THE PROPOSED SEPIC PFC RECTIFIER AT RATED POWER

Input	Harmonic order & amplitude in (mA)								
current harmonics	3 rd	5 th	7 th	9 th	11 th	13 th	15 th		
Proposed rectifier	2.15	1.81	1.76	1.76	1.78	1.8	1.82		
IEC 61000- 3-2 standard limits, (class D)	1020	570	300	150	105	88.8	154		

The maximum voltage stresses across the semiconductors can be written as follows:

$$\begin{cases} V_{51,52}^{\max} = V_m + 2V_o \\ V_{Do1,Do2}^{\max} = \frac{V_m}{2} + V_o \\ V_{Dn,Dm}^{\max} = V_m. \end{cases}$$
(26)

The current stresses are also calculated as

$$\begin{cases} I_{S1,S2}^{\max} = \frac{2P_o}{V_m} + \frac{V_m DT_s}{2L_{o1}} \\ I_{Do1,Do2}^{\max} = \frac{V_m DT_s}{2L_{o1}} \\ I_{Dp,Dm}^{\max} = \frac{2P_o}{V_m}. \end{cases}$$
(27)

In this section, the design of passive and active components is investigated. The converter components for the experimental prototype can be determined by using (1)–(27).

IV. COMPARATIVE ANALYSIS

This section presents a comparative study that is accompanied by experimental results. The proposed rectifiers are compared

with the buck-boost rectifiers presented in [15]-[21]. The number of passive components, the number of semiconductors in the current path, the voltage gain, and the total voltage stresses are compared in Table I. The proposed rectifiers provide a high step-down voltage gain in comparison to others while the number of components is comparable with them. The total voltage stresses of the semiconductors of the competitors are normalized based on those of the proposed rectifiers. The results show that the proposed rectifiers offer acceptable total voltage stresses compared to the others. For the sake of a fair comparison, all converters are designed with the same $K_{e, ratio}$, input and output voltages, and output power. The current stress, the total peak switching device powers (SDP $_{\rm peak}$), and the total power losses are calculated by using the PLECS simulations. According to [30], the SDP of a switching device is expressed as the product of its voltage and current stresses. The SDP_{peak} is defined as the aggregate of SDPs of all the switching devices used in the circuit. SDP_{peak} is a measure of the total semiconductor device requirement, thus an important cost indicator of a converter. The results are shown in Table I. The proposed rectifiers almost have the lowest current stresses and SDP_{peak} . As a result, the implementation cost of the proposed rectifiers is lower than the competitors. By doing the power loss calculations reported in [23], [32], and [33] and assuming the same components with the same parasitic parameters and conditions, the total power losses of rectifiers are compared too, and the results are shown in Fig. 7. As seen from this figure, the proposed rectifiers offer the lowest power loss compared to all other rectifiers. Also, the comparison of loss distribution among various PFC rectifiers is shown in Fig. 7. The rectifiers presented in [24]–[28] provide a high step-down gain based on the buck converter. These rectifiers have too many components. Furthermore, the input current quality is low with high harmonic contents due to the dead zone of the



Fig. 10. Measured power factor versus the percent of nominal load.



Fig. 11. Measured and calculated efficiency versus the percent of nominal load.

input current with the buck PFC converters. Also, the rectifiers proposed in [24]–[28] suffer from lower efficiency than the proposed rectifiers. So, it is safe to conclude that the proposed rectifiers provide a high step-down gain with reduced current stresses, total power losses, and a high-quality input current.

V. EXPERIMENTAL VERIFICATION

A laboratory prototype is implemented to validate the performance and analytical results of the proposed rectifier. The prototype sepic rectifier is shown in Fig. 8. The parameters of the proposed rectifier and the test conditions are reported in Table II. The output voltage is assumed 48 V_{dc}. This output voltage is a standard value in industrial applications like a telecom power supply. To have a high-quality input current, the output inductors are designed based on (6)–(20) to ensure DCM operations.

The input and output inductors are specified in Fig. 8. Furthermore, they are wound on a common magnetic core. As a result, the volume and cost of the converter are reduced. The output inductors wound on the left and right limbs of an EE42 ferrite core. The air gap is inserted on both the left and right sides. The values of input inductors are calculated from (21). The input and output capacitors are designed based on (22)–(25). The semiconductors are selected based on (26) and (27).

To provide experimental results, an STM32F407VG discovery board from STMicroelectronics and gate driver circuits are used to generate the PWM pulses in an open-loop control system. The steady-state waveforms of the input and the output voltage and current of the proposed sepic rectifier are shown in Fig. 9. The input 230 V_{rms} voltage is well converted to 48 V_{dc}, as shown in Fig. 9(a). The output voltage has an acceptable ripple of less than 6%. The input current (i_{in}) and the output current (I_{o}) are shown in Fig. 9(a). The input current is a highly sinusoidal waveform with the measured total harmonic distortion of 4.4% at 300 W.

The voltage across the capacitor $C_1(v_{C1})$, the voltage across the high-frequency switch $S_1(v_{S1})$, and the current through the input inductor $L_{in1}(i_{Lin1})$ are all shown in Fig. 9(b). The experimental results confirm the theoretical analysis in Sections II and III. Also, the experimental voltages across the low-frequency diode (v_{Dp}) , fast diodes $(v_{Do1} \text{ and } v_{Do2})$, and the current through the output inductors $(i_{Lo1} \text{ and } i_{Lo2})$ are shown in Fig. 9(c). The zoomed views of voltages across the low-frequency diode (v_{Dp}) , fast diodes $(v_{Do1} \text{ and } v_{Do2})$, and the current through the output inductors (i_{Lo1} and i_{Lo2}) are also shown in Fig. 9(d). The zoomed view of voltage across the high-frequency switch S_1 (v_{S1}), the current through the high-frequency switch (i_{s1}), and the gate-emitter voltage of switch (V_{GE}) are all shown in Fig. 9(e). The zoomed view of voltage across the output diodes and output inductors are all shown in Fig. 9(f). The results confirm that no voltage spikes can be detected across the output diodes and high-frequency switches. Furthermore, the high-frequency switch turns on with a zero current. From these figures, the currents of the output inductors have three modes during a switching period and become constant when the high-frequency diode and the switch are off. The DCM operation helps shape the sinusoidal input current waveform. Moreover, the switches turn ON and the output diodes turn OFF occur at zero current.

The harmonic contents and the power factor of the proposed sepic rectifier are measured by using a FLUKE-435 power analyzer. The harmonic amplitudes required by IEC 61000-3-2 standard and measured harmonic amplitudes for the proposed sepic PFC rectifier at 300 W are compared in Table III. The results show the harmonic contents are significantly lower than the standard limits. The power factor at different output powers is shown in Fig. 10, which is almost always near unity.

Also, the calculated and measured efficiency versus various output loads is reported in Fig. 11. The measured efficiency at 300 W is 93.58%. The proposed rectifier provides high efficiency under different loads.

VI. CONCLUSION

This article proposed two improved high step-down PFC rectifiers based on the sepic and cuk converters. By employing an SIN, a high step-down gain was achieved. The proposed rectifiers offered a relatively high efficiency compared to the recently proposed competitors. In addition, the total ratings for all semiconductors defined by the SDP_{peak} parameter were lower than by the reported rectifiers. Furthermore, the current stresses of high-frequency semiconductors were reduced. The theoretical achievements were all verified through extensive tests on a prototype with 300 W power.

REFERENCES

- H. Valipour, M. Mahdavi, and M. Ordonez, "A wide input voltage range PFC converter with high-efficiency," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2019, pp. 774–779, doi: 10.1109/APEC.2019.8722293.
- [2] G. Sivanagaraju, S. Samata, L. M. Kunzler, K. R. Feistel, A. K. Rathore, and L. A. Lopes, "PFC interleaved buck-boost converter for telecom power application," in *Proc. IEEE IECON - 43rd Annu. Conf. Ind. Electron. Soc.*, 2017, pp. 2299–2304, doi: 10.1109/IECON.2017.8216387.
- [3] Y. Wang, J. M. Alonso, and X. Ruan, "A review of LED drivers and related technologies," *IEEE Trans. Ind. Electron.*, vol. 64, no. 7, pp. 5754–5765, Jul. 2017.
- [4] S. Sharifi, M. Babaei, and M. Monfared, "A high gain buck PFC synchronous rectifier," in *Proc. Elect. Eng. (ICEE), Iranian Conf.*, May 2018, pp. 1185–1190, doi: 10.1109/ICEE.2018.8472575.
- [5] A. M. Al Gabri, A. A. Fardoun, and E. H. Ismail, "Bridgeless PFCmodified SEPIC rectifier with extended gain for universal input voltage applications," *IEEE Trans. Power Electron.*, vol. 30, no. 8, pp. 4272–4282, Aug. 2015.
- [6] M. Babaei, M. Monfared, S. Sharifi, and H. Rezezadeh, "Z-Source flyback PFC rectifier for energy storage systems," in *Proc. 11th Power Electron. Drive Syst. Technol. Conf.*, 2020, pp. 1–5, doi: 10.1109/PED-STC49159.2020.9088376.
- [7] Z. Chen, B. Liu, Y. Yang, P. Davari, and H. Wang, "Bridgeless PFC topology simplification and design for performance benchmarking," *IEEE Trans. Power Electron.*, vol. 36, no. 5, pp. 5398–5414, May 2021.
- [8] X. Liu, Y. Wan, M. He, Q. Zhou, and X. Meng, "Buck-type single-switch integrated PFC converter with low total harmonic distortion," *IEEE Trans. Ind. Electron.*, vol. 68, no. 8, pp. 6859–6870, Aug. 2021.
- [9] L. Huber, Y. Jang, and M. M. Jovanović, "Performance evaluation of bridgeless PFC boost rectifiers," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1381–1390, May 2008.
- [10] T. Sadilek, M. Kumar, Y. Jang, P. Barbosa, and I. Husain, "A Low-THD two-switch PFC DCM boost rectifier for aviation applications," *IEEE Trans. Transp. Electrific.*, vol. 6, no. 4, pp. 1755–1766, Dec. 2020.
- [11] M. Kasper, D. Bortis, G. Deboy, and J. W. Kolar, "Design of a highly efficient (97.7%) and very compact (2.2 kW/dm³) isolated AC–DC telecom power supply module based on the multicell ISOP converter approach," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 7750–7769, Oct. 2017.
- [12] J. Zhang, C. Zhao, S. Zhao, and X. Wu, "A family of single-phase hybrid step-down PFC converters," *IEEE Trans. Power Electron.*, vol. 32, no. 7, pp. 5271–5281, Jul. 2017.
- [13] X. Lin and F. Wang, "New bridgeless buck PFC converter with improved input current and power factor," *IEEE Trans. Ind. Electron.*, vol. 65, no. 10, pp. 7730–7740, Oct. 2018.
- [14] B. Zhao, A. Abramovitz, and K. Smedley, "Family of bridgeless buckboost PFC rectifiers," *IEEE Trans. Power Electron.*, vol. 30, no. 12. pp. 6524–6527, Dec. 2015.
- [15] Z. Chen, B. Liu, P. Davari, and H. Wang, "Efficiency enhancement of bridgeless buck-boost PFC converter with unity PF and DC split to reduce voltage stresses," in *Proc. IECON IEEE - 44th Annu. Conf. Ind. Electron. Soc.*, Oct. 2018, vol. 1, pp. 1187–1192, doi: 10.1109/IECON.2018.8591725.
- [16] S. Sharifi, M. Monfared, and M. Babaei, "Ferdowsi rectifiers Singlephase buck-boost bridgeless PFC rectifiers with low semiconductor count," *IEEE Trans. Ind. Electron.*, vol. 67, no. 11, pp. 9206–9214, Nov. 2020, doi: 10.1109/TIE.2019.2955430.
- [17] V. Bist and B. Singh, "An adjustable-speed PFC bridgeless buck-boost converter-fed BLDC motor drive," *IEEE Trans. Ind. Electron.*, vol. 61, no. 6, pp. 2665–2677, Jun. 2014.
- [18] Y. Liu, Y. Sun, and M. Su, "A control method for bridgeless cuk/sepic PFC rectifier to achieve power decoupling," *IEEE Trans. Ind. Electron.*, vol. 64, no. 9, pp. 7272–7276, Sep. 2017.
- [19] M. Mahdavi and H. Farzanehfard, "Bridgeless SEPIC PFC rectifier with reduced components and conduction losses," *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 4153–4160, Sep. 2011.
- [20] B. R. Ananthapadmanabha, R. Maurya, and S. R. Arya, "Improved power quality switched inductor Cuk converter for battery charging application," *IEEE Trans. Power Electron.*, vol. 33, no. 11, pp. 9412–9423, Nov. 2018.
- [21] A. J. Sabzali, E. H. Ismail, M. A. Al-Saffar, and A. A. Fardoun, "New bridgeless DCM Sepic and Cuk PFC rectifiers with low conduction and switching losses," *IEEE Trans. Ind. Appl.*, vol. 47, no. 2, pp. 873–881, Mar. 2011.

- [22] X. Lin, Z. Jin, F. Wang, and J. Luo, "A novel bridgeless Cuk PFC converter with further reduced conduction losses and simple circuit structure," *IEEE Trans. Ind. Electron.*, vol. 68, no. 11, pp. 10699–10708, Nov. 2021.
- [23] R. W. Erickson and D. Maksimović, Fundamentals of Power Electronics. New York, NY, USA: Springer, 2001.
- [24] F. Sichirollo, J. M. Alonso, and G. Spiazzi, "A novel double integrated buck offline power supply for solid-state lighting applications," *IEEE Trans. Ind. Appl.*, vol. 51, no. 2, pp. 1268–1276, Mar. 2015.
- [25] E. H. Ismail, M. A. Al-Saffar, and A. J. Sabzali, "Single-stage singleswitch PFC converter with extreme step-down voltage conversion ratio," in *Proc. Int. Conf. Power Electron. Drive Syst.*, Nov. 2009, pp. 543–549, doi: 10.1109/PEDS.2009.5385723.
- [26] S.-K. Ki and D. D.-C. Lu, "A high step-down transformerless single-stage single-switch AC/DC converter," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 36–45, Jan. 2013.
- [27] Y. Chen, Z. Zhong, and Y. Kang, "Design and implementation of a transformerless single-stage single-switch double-buck converter with low DC-link voltage, high step-down, and constant input power factor features," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6660–6671, Dec. 2014.
- [28] Z. Chen, C. Zhang, Y. Wu, Y. Chen, and C. Zhang, "Series-Capacitor-Based buck PFC converter with high power factor and ultrahigh step-down conversion ratio," *IEEE Trans. Ind. Electron.*, vol. 66, no. 9, pp. 6895–6905, Sep. 2019.
- [29] S. Sharifi, M. Monfared, M. Babaei, and A. Pourfaraj, "Highly efficient single-phase buck-boost variable-frequency AC-AC converter with Inherent commutation capability," *IEEE Trans. Ind. Electron.*, vol. 67, no. 5, pp. 3640–3649, May 2020, doi: 10.1109/TIE.2019.2914644.
- [30] M. Shen, A. Joseph, J. Wang, F. Z. Peng, and D. J. Adams, "Comparison of traditional inverters and Z-source inverter for fuel cell vehicles," in *Proc. Power Electron. Transp.*, 2004, pp. 125–132, doi: 10.1109/PET.2004.1393815.
- [31] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/ switched-inductor structures for getting transformerless hybrid DC-DC PWM converters," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 2, pp. 687–696, Mar. 2008.
- [32] D. Graovac, M. Pürschel, and A. Kiep, "MOSFET power losses calculation using the data - Sheet Parameters," Infineon Technol. AG, Neubiberg, Germany, Application Note, V 1. 1, 2006.
- [33] C. Klumpner and F. Blaabjerg, "Using reverse-blocking IGBTs in power converters for adjustable-speed drives," *IEEE Trans. Ind. Appl.*, vol. 42, no. 3, pp. 807–816, May 2006.





His research interests include power electronic converters, especially rectifiers, power supplies, resonant power converters, ultrasonic welding generators, ac-ac converters, impedance networks, and renewable energy systems.



Mohammad Monfared (Senior Member, IEEE) received the B.Sc. degree in electrical engineering from the Ferdowsi University of Mashhad, Mashhad, Iran, in 2004, and the M.Sc. and Ph.D. degrees (both with honors) in electrical engineering from the Amirkabir University of Technology, Tehran, Iran, in 2006 and 2010, respectively.

In 2022, he joined the Faculty of Science and Engineering, Swansea University, Swansea, U.K. His current research interests include

power electronics, renewable energy systems, and energy management.

Dr. Monfared is an Associate Editor for IEEE TRANSACTIONS ON INDUS-TRIAL ELECTRONICS.