A Systematic Methodology for Parasitic Capacitance Estimation and Validation of Multichip Modules | IEEE Journals & Magazine | IEEE Xplore