Trimmed-TDL-Based TDC Architecture for Time-of-Flight Measurements Tested on a Cyclone V FPGA | IEEE Journals & Magazine | IEEE Xplore