Efficient Bit-Level Model Reductions for Automated Hardware Verification | IEEE Conference Publication | IEEE Xplore