Abstract:
Two approaches to reducing the number of modulo 2 adders in a sequential code reduction decoding circuit for a binary cyclic code are presented.Metadata
Abstract:
Two approaches to reducing the number of modulo 2 adders in a sequential code reduction decoding circuit for a binary cyclic code are presented.
Published in: IEEE Transactions on Information Theory ( Volume: 22, Issue: 4, July 1976)
