Analysis of the parallel packet switch architecture | IEEE Journals & Magazine | IEEE Xplore