High-Performance Reduction Circuits Using Deeply Pipelined Operators on FPGAs | IEEE Journals & Magazine | IEEE Xplore