Codesign of NoC and Cache Organization for Reducing Access Latency in Chip Multiprocessors | IEEE Journals & Magazine | IEEE Xplore