Exploiting Parallelism of Imperfect Nested Loops on Coarse-Grained Reconfigurable Architectures | IEEE Journals & Magazine | IEEE Xplore