NVM Way Allocation Scheme to Reduce NVM Writes for Hybrid Cache Architecture in Chip-Multiprocessors | IEEE Journals & Magazine | IEEE Xplore