Architectural Synthesis of Multi-SIMD Dataflow Accelerators for FPGA | IEEE Journals & Magazine | IEEE Xplore