Using Hardware-Transactional-Memory Support to Implement Thread-Level Speculation | IEEE Journals & Magazine | IEEE Xplore