A Resource and Performance Optimization Reduction Circuit on FPGAs | IEEE Journals & Magazine | IEEE Xplore