A Scalable Solution to Soft Error Tolerant Circuit Design Using Partitioning-Based Gate Sizing | IEEE Journals & Magazine | IEEE Xplore