A Study of Leveraging Memory Level Parallelism for DRAM System on Multi-core/Many-Core Architecture | IEEE Conference Publication | IEEE Xplore