A Power Model Combined of Architectural Level and Gate Level for Multicore Processors | IEEE Conference Publication | IEEE Xplore