FPGA Realization of FIR Filters by Efficient and Flexible Systolization Using Distributed Arithmetic | IEEE Journals & Magazine | IEEE Xplore