Error-Resilient Low-Power Viterbi Decoder Architectures | IEEE Journals & Magazine | IEEE Xplore