Loading [a11y]/accessibility-menu.js
Hardware Implementation of Video Processing Device using Residue Number System | IEEE Conference Publication | IEEE Xplore
Scheduled Maintenance: On Monday, 27 January, the IEEE Xplore Author Profile management portal will undergo scheduled maintenance from 9:00-11:00 AM ET (1400-1600 UTC). During this time, access to the portal will be unavailable. We apologize for any inconvenience.

Hardware Implementation of Video Processing Device using Residue Number System


Abstract:

This paper considers the creation of video signal processing device. Important performance criteria of these devices are speed and power consumption. We used an Alinx AX3...Show More

Abstract:

This paper considers the creation of video signal processing device. Important performance criteria of these devices are speed and power consumption. We used an Alinx AX309 board containing FPGA Xilinx Spartan6-xc6s1x9 as a hardware basis for the implementation of the system. OV7670 video camera was used to obtain a video signal. The output of the processed video was carried out on the Alinx AN430 LCD display and on the standard VGA port. We used the Residue Number System to accelerate calculations. It allowed to improve device speed by 28% compared to using traditional two's complement number system.
Date of Conference: 01-03 July 2019
Date Added to IEEE Xplore: 25 July 2019
ISBN Information:
Conference Location: Budapest, Hungary

References

References is not available for this document.