PAElib 2.0: Power&Area Aware Modeling of CMOS Digital Circuits in VHDL | IEEE Conference Publication | IEEE Xplore