Hardware Flexible Systolic Architecture for Convolution Accelerator in Convolutional Neural Networks | IEEE Conference Publication | IEEE Xplore