Theoretical system-level limits of power dissipation reduction under a performance constraint in VLSI microprocessor design | IEEE Journals & Magazine | IEEE Xplore