Noise constrained transistor sizing and power optimization for dual V/sub t/ domino logic | IEEE Journals & Magazine | IEEE Xplore