Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling | IEEE Journals & Magazine | IEEE Xplore