Modeling subthreshold SOI logic for static timing analysis | IEEE Journals & Magazine | IEEE Xplore