Zero-aware asymmetric SRAM cell for reducing cache power in writing zero | IEEE Journals & Magazine | IEEE Xplore