Highly efficient, limited range multipliers for LUT-based FPGA architectures | IEEE Journals & Magazine | IEEE Xplore