Layout techniques for FPGA switch blocks | IEEE Journals & Magazine | IEEE Xplore