A process-tolerant cache architecture for improved yield in nanoscale technologies | IEEE Journals & Magazine | IEEE Xplore