Design-for-testability for embedded delay-locked loops | IEEE Journals & Magazine | IEEE Xplore