Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs | IEEE Journals & Magazine | IEEE Xplore