Toward architecture-based test-vector generation for timing verification of fast parallel multipliers | IEEE Journals & Magazine | IEEE Xplore